Design and analysis of 16-bit Full Adder using Spartan-3 FPGA 

Abstract

In ALU, adders plays an important role in arithmetic operations. Depending on the application, n-Bit adders to be designed like 8-bit, 16-bit, 32-bit and etc. Design of High-Speed adders is real challenge, especially in Semi-Custom designs, because the technique that is used in the design of various n-bit adders is different. In ALU, the use of ripple-carry adder takes most of the time in addition. The general strategy for designing fast adders is to reduce the time required to form carry signals. Adders that use this principle are called carry look-a-head adder. This paper presents the design and implementation of 16-bit adder by using 4-bit CLA. Here the most powerful ECAD tool VHDL is used for design and analyzed with SPARTAN-3 FPGA. The analysis is taken place in between VHDL primitive 4-bit adder and VHDL design of 4-bit CLA. Finally the result is concluded.  

Authors and Affiliations

B. N. Srinivasa rao , R. Prasada rao

Keywords

Related Articles

Ontology construction and query indexing technique to improve query indexing time, precision and number of good pages visited 

For The existing search engines have many issues. In this research we have considered the issue of query processing in hakia search engines. Current search is done on ranking based query processing means displaying r...

A Review Paper on Face Recognition Techniques  

Face recognition has been a fast growing, challenging and interesting area in real time applications. A large number of face recognition algorithms have been developed in last decades. In this paper an attempt is...

A smart Home Security system based on ARM9  

This paper A Smart Home Security System is based on ARM 9 and Ethernet technology. The total Smart Home Security System is build around the MINI 2440 board in which micro controller like S3C2440 is embedded. Th...

SALT & PEPPER NOISE REMOVAL USING FUZZY BASED ADAPTIVE FILTER 

This paper is based on a novel of filter which includes detection and removal of salt & pepper noise using fuzzy based adaptive filter. Once the detection stage detects the noisy pixels, they are passed on to t...

A Survey on Energy-Efficient protocol for Wireless Sensor Networks 

Wireless Sensor Network has become one of the hot topics now a days although; it has been already applied in the use of many different areas. Such as the Home Automation, it is very common to find its use on the...

Download PDF file
  • EP ID EP146626
  • DOI -
  • Views 92
  • Downloads 0

How To Cite

B. N. Srinivasa rao, R. Prasada rao (2012). Design and analysis of 16-bit Full Adder using Spartan-3 FPGA . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(7), 49-52. https://europub.co.uk/articles/-A-146626