Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

The power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high compatibility of VLSI systems used in various applications, the power dissipation in CMOS circuits arises from it’s switching activity ,which is influenced by the supply voltage and effective capacitance. The power dissipation can be reduced by adopting different design style. Adiabatic logic style is said to be an attractive solution for such low power electronic applications. The proposed technique has less power dissipation when compared to the conventional CMOS design style. This paper evaluates the 4-bit binary multiplier in different adiabatic logic style and their results were compared with conventional CMOS design. The simulation results indicates that the proposed technique is advantageous in many of low power digital applications.

Authors and Affiliations

Sonal Jain , Prof. Monika Kapoor

Keywords

Related Articles

 Network Intrusion Detection Evading System using Frequent Pattern Matching

 Signature based NIDS are efficient at detecting attacks for what they are prepared for. This makes an intruder to focus on the new evasion technique to remain undetected. Emergence of new evasion technique may caus...

 Study Of Single and Multi Wavelength(WDM) EDFA Gain Control Methods

 The purpose of this paper is to provide an introduction to EDFA and discussing various gain flattening techniques.EDFA is widely used amplifier due to its transient suppression, wide band variable gain operation....

 Design and Characterization of Microstrip Diplexer

 The paper focuses on a systematic design process and realization of a diplexer in printed circuit configuration.The diplexer is practically a 3 port structure having one input and two output ports.The structure...

 Decision Support System

 In this paper we introduce Decision support systems which are gaining an increased popularity in various domains, including business, engineering, the military, and medicine. They are especially valuable in situati...

 Design of Vedic Multiplier for Digital Signal Processing Applications

 Multiplier is one of the most important part in any processor speed which improves the speed of the operation like in special application processors like Digital Signal Processor (DSPs).To Increase the speed of o...

Download PDF file
  • EP ID EP110417
  • DOI -
  • Views 108
  • Downloads 0

How To Cite

Sonal Jain, Prof. Monika Kapoor (2014). Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 71-74. https://europub.co.uk/articles/-A-110417