Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

The power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high compatibility of VLSI systems used in various applications, the power dissipation in CMOS circuits arises from it’s switching activity ,which is influenced by the supply voltage and effective capacitance. The power dissipation can be reduced by adopting different design style. Adiabatic logic style is said to be an attractive solution for such low power electronic applications. The proposed technique has less power dissipation when compared to the conventional CMOS design style. This paper evaluates the 4-bit binary multiplier in different adiabatic logic style and their results were compared with conventional CMOS design. The simulation results indicates that the proposed technique is advantageous in many of low power digital applications.

Authors and Affiliations

Sonal Jain , Prof. Monika Kapoor

Keywords

Related Articles

A Review Paper on Introduction to MANET

Mobile Ad hoc network is network where nodes communicate without any central administration or network structure. They are interconnected through wireless mediums and can use multiple hops to change data with them. Routi...

 Microcontroller Based Photovoltaic MPPT Charge Controller

 In the present world there is a lot of increase in energy demand. It is time for us to come up with innovative solutions as we are going short of our available resources. Though the utilization of solar energy is v...

Image Classification Methods

The problem of image classification has aroused considerable research interest in the field of image processing. Traditional methods often convert an image to a vector and then use a vector-based classifier. A novel mult...

Link and Location Based Routing Mechanism for Energy Efficiency in Wireless Sensor Networks

In Wireless Sensor Networks, sensed data are reported to the sink by the available nodes in the communication range. The sensed data should be reported to the sink with the frequency expected by the sink. In order to hav...

 OPTIMIZATION OF CASTING PARAMETERS FOR CASTING OF AL/RHA/RM HYBRID COMPOSITES USING TAGUCHI METHOD

 In the present work Taguchi method is used to optimize tensile strength and hardness of the stir casted LM 26 Al/RHA/RM hybrid composites. Taguchi’s L9 orthogonal array is used for experimental design. Overall perf...

Download PDF file
  • EP ID EP110417
  • DOI -
  • Views 122
  • Downloads 0

How To Cite

Sonal Jain, Prof. Monika Kapoor (2014). Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 71-74. https://europub.co.uk/articles/-A-110417