Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier

Journal Title: INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY - Year 2014, Vol 7, Issue 2

Abstract

The power dissipation becoming a limiting factor in VLSI circuits and systems. Due to relatively high compatibility of VLSI systems used in various applications, the power dissipation in CMOS circuits arises from it’s switching activity ,which is influenced by the supply voltage and effective capacitance. The power dissipation can be reduced by adopting different design style. Adiabatic logic style is said to be an attractive solution for such low power electronic applications. The proposed technique has less power dissipation when compared to the conventional CMOS design style. This paper evaluates the 4-bit binary multiplier in different adiabatic logic style and their results were compared with conventional CMOS design. The simulation results indicates that the proposed technique is advantageous in many of low power digital applications.

Authors and Affiliations

Sonal Jain , Prof. Monika Kapoor

Keywords

Related Articles

A Comparative Study of Histogram Equalization Techniques for Image Contrast Enhancement

The most significant outcome of image processing is a contrast enhancement. The most usual method of histogram equalization is used for mending contrast in digital images. Histogram equalization is so convenient and effi...

 Performance Evaluation of Spectrum Sensing and Channel Access in Cognitive Radio Networks

 Spectrum sensing is an essential functionality of cognitive radio networks. In the existing Cognitive Radiospectrum detection techniques secondary nodes base their channel access decisions solely on the outcome of...

 A brief overview of population-based optimization techniques and their applications post 2011

 Naturally occurring phenomenon serves as an unbiased guide for solving various optimization problems. This paper compiles some of the population-based, stochastic optimization algorithms including the recently...

 Image Security Using Steganography And Cryptographic Techniques

 Steganography is the art of hiding the fact communication is taking place, by hiding information in other information.Many different carrier file formats can be used,but digital images are the most popular beca...

A Comparative Study of the Suitability of Dakuk, Kirkuk-Iraq and Tuz, Salahaddin-Iraq Coarse Aggregates for Construction Purposes

This paper investigates the properties of some natural coarse aggregates in Dakuk and Tuz. Two gravel samples were obtained from different locations and transported to Civil Engineering Laboratory, Technical Institute of...

Download PDF file
  • EP ID EP110417
  • DOI -
  • Views 120
  • Downloads 0

How To Cite

Sonal Jain, Prof. Monika Kapoor (2014). Design and Analysis of CMOS and Adiabatic 4-Bit Binary Multiplier. INTERNATIONAL JOURNAL OF ENGINEERING TRENDS AND TECHNOLOGY, 7(2), 71-74. https://europub.co.uk/articles/-A-110417