Design and Analysis of High Performance Floating Point Arithmetic Unit

Abstract

A floating point arithmetic unit designed to perform operations on floating point numbers as well as fixed point numbers. Floating point numbers can support a much wider range of values in comparison to fixed point representation. Floating Point units are mainly used in high speed objects recognition system, high performance computer systems, embedded systems and mobile applications. To represent very small values or very large values, large range is required as the integer representation is no longer appropriate to represent these numbers so these values can be represented by using floating point representation that is based on the IEEE 754 standard. The proposed floating point arithmetic unit is designed using single stage implementation. Due to single stage implementation the complex logic operations which consist of various multiple numbers of stages are converted into single stage implementation. So by using single stage implementation the time requires to reach data from input to output becomes less. The proposed unit is designed in VHDL, simulated in Questa Sim simulator and implemented on vertex 7 FPGA. Naresh Kumar | Onkar Singh | Harjit Singh "Design and Analysis of High Performance Floating Point Arithmetic Unit" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-5 | Issue-1 , December 2020, URL: https://www.ijtsrd.com/papers/ijtsrd38049.pdf Paper URL : https://www.ijtsrd.com/engineering/electronics-and-communication-engineering/38049/design-and-analysis-of-high-performance-floating-point-arithmetic-unit/naresh-kumar

Authors and Affiliations

Naresh Kumar | Onkar Singh | Harjit Singh

Keywords

Related Articles

Teaching Listening Skills to English as a Foreign Language Students through Effective Strategies

This paper discusses how to teach listening so that EFL learners can develop a level of listening ability that is useful in the real world, not just in the classroom. It asserts that if teachers know the processes involv...

Minimization of Power Losses In Radial Distribution System- A Review

In our country power is distributed to various areas through the grid. Different generating stations generate electricity of 11kv and transfers power to the grid. Then the power is transferred to the substations through...

Control Systems in the Presence of Actuators or Sensors Degradation

In this paper, we design controller that combines an observer and a control to handle systems subject to actuator or sensor degradation (including complete failure). The observer contains a pre-filter, an adaptive law, a...

Development of Modified System for Round Ring Cloth Peg Assembly

Clothes pegs are mostly used for hanging a wet cloth for drying. In cloth pegs it consists there are two parts of plastic peg and assemble with round ring. There are separately manufacture of pegs and round ring. This is...

Exploration of Nano Humidity Sensor in Agriculture Field

This paper describes a nano humidity sensor which helps to implement for the growth of plants. Humidity sensors that are used to measure and monitor environmental humidity. A nano humidity sensor which sensors the enviro...

Download PDF file
  • EP ID EP692287
  • DOI -
  • Views 101
  • Downloads 0

How To Cite

Naresh Kumar, Onkar Singh (2020). Design and Analysis of High Performance Floating Point Arithmetic Unit. International Journal of Trend in Scientific Research and Development, 5(1), -. https://europub.co.uk/articles/-A-692287