Design and Analysis of Power Efficient PTL Half Subtractor Using 120nm Technology

Journal Title: INTERNATIONAL JOURNAL OF COMPUTER TRENDS & TECHNOLOGY - Year 2014, Vol 7, Issue 4

Abstract

In the designing of any VLSI System, arithmetic circuits play a vital role, subtractor circuit is one among them. In this paper a Power efficient Half-Subtractor has been designed using the PTL technique. Subtractor circuit using this technique consumes less power in comparison to the CMOS and TG techniques. The proposed Half-Subtractor circuit using the PTL technique consists of 6 NMOS and 4 PMOS. The proposed PTL Half-Subtractor is designed and simulated using DSCH 3.1 and Microwind 3.1 on 120nm. The power estimation and simulation of layout has been done for the proposed PTL half-Subtractor design. Power comparison on BSIM-4 and LEVEL-3 has been performed with respect to the supply voltage on 120nm. Results show that area consumed by the proposed PTL Half-Subtractor is 147.8µm2 on 120nm technology. At 1V power supply the proposed PTL Half-Subtractor consumes 3.353µW power on BSIM-4 and 3.546µW power on LEVEL-3. The proposed circuit has also been compared with other Subtractor designs using CMOS and TG logics, and the proposed design has been proven power efficient as compared to design by other logics.

Authors and Affiliations

Pranshu Sharma , Anjali Sharma

Keywords

Related Articles

Object Deployment Using Data Trans-Reception in Military Applications

An mobile ad-hoc network (MANETs) is a set of limited range wireless nodes that function in a cooperative manner so as to increase the overall range of the network. In general, routing protocols for MANETs are designed b...

Implementation of E-mail Access for Vision Impaired Person Using Speech Synthesizer

Developments in technology over the last twenty years have enhanced the possibilities for learning and working for people with vision impairments. Computers with speech or Braille output peripherals, or portable speech-o...

New Julia and Mandelbrot Sets for Jungck Ishikawa Iterates

The generation of fractals and study of the dynamics of polynomials is one of the emerging and interesting field of research nowadays. We introduce in this paper the dynamics of polynomials z n - z + c = 0 for n 2 and ap...

A Novel Method of Object Tracking Using Hough Transform

A novel method of object tracking using Hough Transform.It has attracted a great deal of interest incomputer vision. We present an object tracking algorithm that includes moving object estimation and hough transform. The...

WiFiPos: An In/Out-Door Positioning Tool

Geographical location solutions have a wide diversity of applications, ranging from emergency services to access to tourist and entertainment services. GPS (Global Positioning System) is the most widely used system for o...

Download PDF file
  • EP ID EP131606
  • DOI -
  • Views 81
  • Downloads 0

How To Cite

Pranshu Sharma, Anjali Sharma (2014). Design and Analysis of Power Efficient PTL Half Subtractor Using 120nm Technology. INTERNATIONAL JOURNAL OF COMPUTER TRENDS & TECHNOLOGY, 7(4), 207-213. https://europub.co.uk/articles/-A-131606