Design and Analysis of RNS Based FIR Filter Using Verilog Language
Journal Title: International Journal of Computational Engineering and Management IJCEM - Year 2013, Vol 16, Issue 6
Abstract
Digital filter plays an important role in Very Large Scale Integration (VLSI) technology. The existing Finite Impulse Response (FIR) filter has long transient response which is the major limitation. To overcome this drawback, Residue Number System (RNS) based FIR filters is developed which is described in this paper. High-speed is obtained by introducing the residue arithmetic concept that permits the computation of the filter output by using N FIR sub filters of reduced dynamic range operating in parallel form. Three moduli sets are used in RNS based Filter. 4-tap Low Pass Filter (LPF) type of FIR filter and RNS based FIR filter with 4-tap LPF are designed using Verilog language and analyzed in this paper. The simulation is done by using Xilinx tool Integrated Software Environment (ISE)-13.1
Authors and Affiliations
P. Samundiswary, S. Kalpana
Keywords
Related Articles
- EP ID EP141412
- DOI -
- Views 182
- Downloads 0
Marketing Communication Strategies of Public and Private Sector Banks- A Comparative Analysis
Marketing Communication becomes increasingly necessary in today’s competitive environment. It becomes mandatory for the banks to think seriously about how they can compete effectively with other financial institutions. T...
Analysis of IP Spoofed DDoS Attack by Cryptography
Today, the internet is an essential part of our everyday life and many important and crucial services like banking, shopping, transport, health, and communication are partly or completely dependent on the Internet. Accor...
Reducing Duplicate Defects
Testers or users submit bug reports to identify various issues with applications. Sometimes two or more bug reports correspond to the same defect. To address this issue on duplicate defects we came up with multiple appro...
Rail to Rail Operational Amplifier for Sample & Hold Circuit in Pipeline ADC
The papers presents a 1V rail to rail operational amplifier that has been used as a unity gain buffer in the sample and hold circuit for 1V 10 bit 1Msps pipeline ADC in 0.18µm technology. An open loop architecture is cho...
Design and Implementation of Efficient Modulo 2n+1 Adder
In this brief, we proposed an efficient weighted modulo (2n +1) adders. This is achieved by modifying existing diminished-1 modulo (2n +1) adders to incorporate simple correction schemes. Our proposed adders can produce...