Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool

Abstract

The binary adders are the fundamental and key component in digital signal processors, general purpose microprocessors and data-processing application specific integrated circuits. Therefore, binary adders are crucial building blocks in very large scale integrated circuits. Their efficient implementation is highly important because a costly carry-propagation operation involving all operand bits has to be performed. With the increasing level of device integration and growth in complexity of microelectronic circuits, power dissipation, area and delay have become the predominant design goals for fast adder cells. In this paper, various 8-bit CMOS adder circuits are designed and implemented using TANNER EDA tool. The adder designs are simulated at different supply voltages and the results are compared to find an efficient adder structure. To minimize powerdelay product a prefix adder has been proposed and compared with other adder structures. The results show that the proposed prefix adder has least power-delay product as compared to other adder designs. The proposed prefix adder has better results than the hybrid prefix adder in 180nm technology at 1.8V but in 90nm technology it has higher value of PDP at all voltages other than 2.5V.

Authors and Affiliations

JATINDER KUMAR

Keywords

Related Articles

How Accountability Improves Software Reliability?

This paper encourage accountability as a principle for software reliability. There are various techniques to estimate software reliability which is tested. This paper treats to identify the faults which are put in the de...

Security against attacks in TOR networks

TOR( The Onion Router) network is a system that provide anonymity for its client by routing the client packets via various volunteering networks, such routing conceals the clients location & activity thus making traf...

Analysis of Fuzzy Fault Tree using Intuitionstic Fuzzy Numbers

In generally fuzzy seats are used to analyses the system reliability. In present paper we have presented a new approach to evaluate the reliability of fuzzy fault tree using Intuitionstic Fuzzy Numbers. In application of...

WEB APPLICATION SECURITY - CROSS-SITE REQUEST FORGERY ATTACKS

Cross-Site Request Forgery (CSRF) is an attack outlined in the OWASP Top 10 whereby a malicious website will send a request to a web application that a user is already authenticated against from a different website. This...

An Analytic Report on Ontology Based Search Engine

Ontology based search engine is a tool that helps you in retrieving required information from the web by only considering the logical denotation of the submitted query. The semantic based search engines are the annotated...

Download PDF file
  • EP ID EP152122
  • DOI -
  • Views 146
  • Downloads 0

How To Cite

JATINDER KUMAR (2014). Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool. International Journal of Computer Science & Engineering Technology, 5(2), 71-79. https://europub.co.uk/articles/-A-152122