Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool

Abstract

The binary adders are the fundamental and key component in digital signal processors, general purpose microprocessors and data-processing application specific integrated circuits. Therefore, binary adders are crucial building blocks in very large scale integrated circuits. Their efficient implementation is highly important because a costly carry-propagation operation involving all operand bits has to be performed. With the increasing level of device integration and growth in complexity of microelectronic circuits, power dissipation, area and delay have become the predominant design goals for fast adder cells. In this paper, various 8-bit CMOS adder circuits are designed and implemented using TANNER EDA tool. The adder designs are simulated at different supply voltages and the results are compared to find an efficient adder structure. To minimize powerdelay product a prefix adder has been proposed and compared with other adder structures. The results show that the proposed prefix adder has least power-delay product as compared to other adder designs. The proposed prefix adder has better results than the hybrid prefix adder in 180nm technology at 1.8V but in 90nm technology it has higher value of PDP at all voltages other than 2.5V.

Authors and Affiliations

JATINDER KUMAR

Keywords

Related Articles

SELF LEARNING HAND RECOGNITION SYSTEM USING SOFT COMPUTING

As the day to day security is a major concern the authentication problem is very crucial. The hand recognition system provides efficient way to produce the authentication using image processing. Hand recognition geometry...

Network Capacity Improvement through Efficient Data Delivery in Mobile Ad-Hoc Networks

Mobile Ad Hoc networks are being increasingly used in wireless communication with many technological enhancements. One of the major issues in such an infrastructure less network is the delivery of the data packets in an...

Recent Developments in Superresolution

Super resolution imaging refers to inferring the missing high resolution image from low resolution image(s). Super resolution methods are generally classified into reconstruction based and learning based methods. This pa...

Processing of Iris Video frames to Detect Blink and Blurred frames

In Video based Iris Recognition system, Iris images are obtained with non-Cooperative situation. In video based system, it is time consuming to process each video frame for iris segmentation because some video frames may...

Efficient Data Sharing with Unbounded Ciphertext Classes in Cloud Storage using Single key

Cloud computing is an emerging paradigm in which resources of the computing infrastructure can be able to share over the internet. As this paradigm also have many challenges for data security and access control when user...

Download PDF file
  • EP ID EP152122
  • DOI -
  • Views 157
  • Downloads 0

How To Cite

JATINDER KUMAR (2014). Design and Comparative Analysis of CMOS Full Adder Cells Using Tanner EDA Tool. International Journal of Computer Science & Engineering Technology, 5(2), 71-79. https://europub.co.uk/articles/-A-152122