Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence

Abstract

DMTGDI is introduced an ultra-low power, high speed dual mode cmos logic family. It mainly improves characteristics of gate diffusion sub-threshold circuit design. A dmtgdi of type a and type b design was implemented in cmos logic circuits and the proposed configuration was employed in a single bit full adder was implemented in 10t configuration to analyses the performance through the simulations. During the simulation minimum delay was obtained with the help of proposed dmtgdi technique and its consume the minimum amount of power. In dmtgdi 60% performance improvement has been done in over conventional dml, and significant reduces power-delay product (pdp), both in dynamic mode, static mode 95%, and 75% respectively. Layout simulation performance is done in single bit adder. Tgdi gates are implemented additionally because this is the previous version of dmtgdi. The proposed architecture was implemented in cadence virtuoso with 180nm width of cmos logic and the post simulation was obtained through asura.

Authors and Affiliations

L. Vasanth, D. Yokeshwari

Keywords

Related Articles

slugTheoretical Analysis for Fatigue Life Improvement of Corrected Spur Gear

Spur gears have wide range of applications in all over the world. It is obvious that improvement in fatigue life of spur gears can be beneficial. Corrected gears are one of the advanced concept used to solve variety of...

Influence of Demographic Factors on Metacognition and Its Relationship with Critical Thinking of Higher Secondary Students: Foundation for Learning

Education is a central part of any society. For the advancement in education, it is essential to develop “how to think” process, the consciousness and regulation of learning strategies. Sometimes students experience dif...

Different Reviews on Video Encryption Using Transform and Coding

Multimedia networks such as multimedia electronic mail, Internet television, and video conferences are included among communication systems with high transmission rate in computer and communication networks. Multimedia...

Growth and Characterization of Triglycine Sulphate (TGS) Crystal mixed with Ammonium Dihydrogen Orthophosphate (ADP)

Triglycine sulphate (TGS) is a ferroelectric crystal. The ferroelectric crystals find important applications in optoelectronics, photonics and used in the fabrication of high sensitivity infrared detectors at room tempe...

A Novel Idea for Monitoring Patient's Health Conditions

Generally in critical case patients are supposed to be monitored continuously for their SPOz, Heart Rate as well as temperature. In the earlier methods, the doctors need to be present physically or in several cases SMS...

Download PDF file
  • EP ID EP24167
  • DOI -
  • Views 242
  • Downloads 11

How To Cite

L. Vasanth, D. Yokeshwari (2017). Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24167