Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence

Abstract

DMTGDI is introduced an ultra-low power, high speed dual mode cmos logic family. It mainly improves characteristics of gate diffusion sub-threshold circuit design. A dmtgdi of type a and type b design was implemented in cmos logic circuits and the proposed configuration was employed in a single bit full adder was implemented in 10t configuration to analyses the performance through the simulations. During the simulation minimum delay was obtained with the help of proposed dmtgdi technique and its consume the minimum amount of power. In dmtgdi 60% performance improvement has been done in over conventional dml, and significant reduces power-delay product (pdp), both in dynamic mode, static mode 95%, and 75% respectively. Layout simulation performance is done in single bit adder. Tgdi gates are implemented additionally because this is the previous version of dmtgdi. The proposed architecture was implemented in cadence virtuoso with 180nm width of cmos logic and the post simulation was obtained through asura.

Authors and Affiliations

L. Vasanth, D. Yokeshwari

Keywords

Related Articles

Designing a High- Pass FIR Digital Filter by Using Bartlett Window and Blackman Window Technique

Theaim of this paper is to design FIR filter of the Window function methods. This paper presents the importance of filter in signal processing. Digital filter are of two types (1)FIR (2)IIR. Design of FIR filer is done...

Performance Enhancement of a fixed speed Wind Turbine Induction Generator under Asymmetric Faults Using Dynamic Voltage Restorer

This paper presents the mitigation of faults in wind turbine connected fixed speed induction generator using dynamic voltage restorer because of its excellent performance of fault mitigation. The DVR consists of shunt a...

A Review on Serial Communication for Tms570 Microcontroller

In parallel communication the cost as well as complexity of the system increases due to simultaneous transmission of data bits on multiple wires. Serial communication alleviates this drawback and emerges as effective ca...

Density Based Quickly Accessible Neighbour Search with Keywords

Traditional spatial queries, for example, range search and closest neighbor recovery, include just conditions on items location properties. Today, numerous present day applications request forms of queries that intend t...

Analysis of Steel Fibre Reinforced Concrete Beam without Conventional Shear Reinforcement

In recent times developments of new materials and production methods have increased within the field of construction. Using suitable fibres and additives in concrete to advance its performance is an important considerat...

Download PDF file
  • EP ID EP24167
  • DOI -
  • Views 262
  • Downloads 11

How To Cite

L. Vasanth, D. Yokeshwari (2017). Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24167