Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence

Abstract

DMTGDI is introduced an ultra-low power, high speed dual mode cmos logic family. It mainly improves characteristics of gate diffusion sub-threshold circuit design. A dmtgdi of type a and type b design was implemented in cmos logic circuits and the proposed configuration was employed in a single bit full adder was implemented in 10t configuration to analyses the performance through the simulations. During the simulation minimum delay was obtained with the help of proposed dmtgdi technique and its consume the minimum amount of power. In dmtgdi 60% performance improvement has been done in over conventional dml, and significant reduces power-delay product (pdp), both in dynamic mode, static mode 95%, and 75% respectively. Layout simulation performance is done in single bit adder. Tgdi gates are implemented additionally because this is the previous version of dmtgdi. The proposed architecture was implemented in cadence virtuoso with 180nm width of cmos logic and the post simulation was obtained through asura.

Authors and Affiliations

L. Vasanth, D. Yokeshwari

Keywords

Related Articles

THE REDREC TECHNOLOGY -Converting thoughts to visuals using infrared and recording them

having infrared being used in scanning the brain activities for unusual happenings and also been lately used for data transfers called the redtacton. We also have the latest technology of reading and recording human tho...

Evaluation of C.I Engine Performance and Emission Characteristics Fueled with Cng and Ethanol Blends as Alternative Fuel

Environmental air pollution and global warming are alarming concern world wide. Increasing air pollution, rapid growth of industrialisation and the global trend of urbanisation have totally disturbed the eco balance of...

slugA Survey on Image Retargeting Techniques

The technique of adapting images to display devices with various as pect ratios and sizes is called image retargeting. The key requirement behind content aware retargeting is to minimize v...

Animation of 3D Human Model Using Markerless Motion Capture

Motion Capture is the recording human movement through specialised camera’s and mapping them onto a character model and Motion capture involves sensing, digitizing and recording that object in motion. This paper present...

Simulation of Distributed Power Flow Controller

The growing demand and the aging of networks make it desirable to control the power flow in power-transmission systems fast and reliably. The Load changes the voltage variation in transmission lines must be limited, oth...

Download PDF file
  • EP ID EP24167
  • DOI -
  • Views 286
  • Downloads 11

How To Cite

L. Vasanth, D. Yokeshwari (2017). Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24167