Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence

Abstract

DMTGDI is introduced an ultra-low power, high speed dual mode cmos logic family. It mainly improves characteristics of gate diffusion sub-threshold circuit design. A dmtgdi of type a and type b design was implemented in cmos logic circuits and the proposed configuration was employed in a single bit full adder was implemented in 10t configuration to analyses the performance through the simulations. During the simulation minimum delay was obtained with the help of proposed dmtgdi technique and its consume the minimum amount of power. In dmtgdi 60% performance improvement has been done in over conventional dml, and significant reduces power-delay product (pdp), both in dynamic mode, static mode 95%, and 75% respectively. Layout simulation performance is done in single bit adder. Tgdi gates are implemented additionally because this is the previous version of dmtgdi. The proposed architecture was implemented in cadence virtuoso with 180nm width of cmos logic and the post simulation was obtained through asura.

Authors and Affiliations

L. Vasanth, D. Yokeshwari

Keywords

Related Articles

Home Automation and Security System

Home security systems combines a constantly, year after year, developing research field. Very few of these systems are limited to support basic operations, while some others satisfy a range of additional primitives. In...

Cyber Security for Social Networking Sites: Issues, Challenges and Solutions

In today’s socio-economic environment one of the fastest growing areas of technical infrastructure development is the Internet. The increasing cyber-attacks over the past decade are posing a serious threat to the digita...

Matrix Converter Technology for Wind Energy Conversion Systems

In recent years, wind energy has become one of the most important and promising sources of renewable energy, which demands additional transmission capacity and better means of maintaining system reliability. The evoluti...

US State Health and Human Services Integrated Eligibility System

The Temporary Assistance for Needy Families (TANF) [1] is one of the United States of America’s assistance programs. It is an Income and Employment Support program that provides temporary financial assistance for pregna...

OFDM Technique for 4G and Different Proposed Techniques for 5G - A Review

With the increasing demand of high data rates and the arrival of new ideas like Internet of things (IOT), machine to machine communication (M2M), and fifth generation (5G), the current OFDM technique does not suffice th...

Download PDF file
  • EP ID EP24167
  • DOI -
  • Views 281
  • Downloads 11

How To Cite

L. Vasanth, D. Yokeshwari (2017). Design and Implementation of an Ultra-Low Power High Speed CMOS Logic using Cadence. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24167