Design And Implementation of CMOS Adder Cell With Reduced Leakage Power Technique In 90nm Technology
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 9
Abstract
Now-a-days Power consumption (or) power dissipation has becomes the most important criteria for implementing anyone of the digital circuit. While calculating the efficient value of the output of that particular digital circuit, we may use the concept of scaling. But, while increasing the scaling process there may be a loss of leakage current. Due to the leakage current the usage of power (power dissipation) is increased. For removing these kinds of leakage currents we are going to use “power gating techniques”. The adder cells mainly focus on reduction of power and increasing of speed. For mobile applications, designers work within a limited leakage power specification in order to meet good battery life. The designers apart from leveling of leakage current to ensure correct circuit operation also focuses on minimization of power dissipation. Power Gating is one such well known technique where a sleep transistor is added between actual ground rail and circuit ground. The device is turned off during sleep mode to cut-off the leakage path. This technique results in a substantial reduction in leakage at a minimal impact on performance. This paper will focus on reducing sub threshold leakage power consumption and ground bounce noise during the sleep to active mode transition. In the present paper we will propose low leakage 1 bit CMOS full adder circuit in 90nm technology with supply voltage of 1V. We will perform analysis and simulation of various parameters such as standby leakage power, active power, ground bounce noise and propagation delay using Cadence Spectre 90nm standard CMOS technology.
Authors and Affiliations
J Manohar, Ch. Janardhan, K. V. Ramanaiah
Keywords
Related Articles
- EP ID EP27988
- DOI -
- Views 191
- Downloads 0
Dedicated VLSI Architecture for 3-D Discrete Wavelet Transform
This Paper Presents an architecture of the lifting based 3-d discrete wavelet transform (DWT), which is a powerful image and video compression algorithm. With 3-D-DWT architectures the memory requirement, block base...
Load frequency control in Microgrid
The objective of this paper is to design a Load Frequency Control (LFC) mechanism using a Battery Storage System (BSS) and Diesel Generation (DG) units for an isolated microgrid system. Load frequency control is impo...
Review on Novel Approach to Filter Unwanted Messages in On-line Social Networks
Nowadays, online social networking websites are used frequently. These websites are known as social sites. Social networking sites works like an online internet users community. Depending on the websites many of these...
Accurately Computing Aggregates Using Synopsis Diffusion Framework
The communication wounded resultant from node and transmission failures, which are frequent in WSNs, can unfavorably affect tree-based aggregation approaches. To address this dilemma, we can make use of multi-path ro...
Adaptive Minimum Bit Error Rate Beamforming Assisted Detection for QAM Pre-FFT OFDM Communication Systems
A novel adaptive beam forming technique is proposed for broadband wireless communication using quadrature amplitude modulation (QAM) signaling based on least symbol error rate (LSER) criterion, the adaptive antenna ar...