Design And Implementation of CMOS Adder Cell With Reduced Leakage Power Technique In 90nm Technology

Abstract

Now-a-days Power consumption (or) power dissipation has becomes the most important criteria for implementing anyone of the digital circuit. While calculating the efficient value of the output of that particular digital circuit, we may use the concept of scaling. But, while increasing the scaling process there may be a loss of leakage current. Due to the leakage current the usage of power (power dissipation) is increased. For removing these kinds of leakage currents we are going to use “power gating techniques”. The adder cells mainly focus on reduction of power and increasing of speed. For mobile applications, designers work within a limited leakage power specification in order to meet good battery life. The designers apart from leveling of leakage current to ensure correct circuit operation also focuses on minimization of power dissipation. Power Gating is one such well known technique where a sleep transistor is added between actual ground rail and circuit ground. The device is turned off during sleep mode to cut-off the leakage path. This technique results in a substantial reduction in leakage at a minimal impact on performance. This paper will focus on reducing sub threshold leakage power consumption and ground bounce noise during the sleep to active mode transition. In the present paper we will propose low leakage 1 bit CMOS full adder circuit in 90nm technology with supply voltage of 1V. We will perform analysis and simulation of various parameters such as standby leakage power, active power, ground bounce noise and propagation delay using Cadence Spectre 90nm standard CMOS technology.

Authors and Affiliations

J Manohar, Ch. Janardhan, K. V. Ramanaiah

Keywords

Related Articles

A Mustang Security User Authentication Scheme Based On Graphical Password

In all computer security contexts, User authentication is an essential thing. The most popular and simple type of user authentication method is to use the alphanumeric passwords. The reasons behind why we are using a...

Short Term Load Forecasting Using Artificial Neural Networks

The main objective of the paper is to forecast the load for the next 24 hours, as well one week, considering one month of load data. Load forecasting is an important problem in the operation and planning of electrica...

Routing Scheme for Exploring Opportunities in Ad Hoc Networks

OPPORTUNISTIC routing for multihop wireless ad hoc networks has seen recent research interest to overcome deficiencies of conventional routing. The proposed scheme utilizes a reinforcement learning framework to oppo...

Hash Function based MAC Protocol to cope with MAC Layer Misbehavior in Manets

Mobile adhoc networks consist of mobile nodes connected by wireless links without using any preexisting infrastructure. MANET nodes rely on network cooperation schemes to properly work, forward traffic unrelated to it...

Classification of Questions in Micro-blogging Environment Using Support Vector Machine

Micro-blogging has attracted a growing body of scholarships, because of its popularization. While the use of blogs has spread to a variety of contexts, such as academic research, business and education studies sugges...

Download PDF file
  • EP ID EP27988
  • DOI -
  • Views 226
  • Downloads 0

How To Cite

J Manohar, Ch. Janardhan, K. V. Ramanaiah (2014). Design And Implementation of CMOS Adder Cell With Reduced Leakage Power Technique In 90nm Technology. International Journal of Research in Computer and Communication Technology, 3(9), -. https://europub.co.uk/articles/-A-27988