Design and Implementation of Efficient Modulo 2n+1 Adder

Abstract

In this brief, we proposed an efficient weighted modulo (2n +1) adders. This is achieved by modifying existing diminished-1 modulo (2n +1) adders to incorporate simple correction schemes. Our proposed adders can produce modulo sums within the range {0, 2n}, which is more than the range {0, 2n − 1} produced by existing diminished-1 modulo (2n +1) adders. And our proposed adder gives better performance in terms of area and power when compared with previously existing architectures. We have implemented the proposed adders using 0.18-µm technology, and also compared the performance parameters of those adders.

Authors and Affiliations

V. Jagadheesh, Y. Swetha

Keywords

Related Articles

Modeling of UPFC and DG by the Current Based Model

This paper deals with the steady state modeling of unified power flow controller (UPFC). Since current limitations are determinant to FACTS apparatus design, the proposed current based model (CBM) assumes the current as...

Foreign Direct Investment in India

Foreign direct investment plays an important role in the economic development of the country. It helps in transferring of financial resources, technology and innovative and improved management techniques along with raisi...

Innovative heuristics modeling for Dynamic Project Time Optimization

Efficient and effective project management significantly improves the bottom line of an organization as well as enhances service level provided to customers. The dynamic nature of time escalations of the various tasks of...

Multilevel Framework of ICT for Improvement in Public Distribution System for Developing Countries

Some developing countries are facing severe problems now days which are hindering their speed of development and future prospects. There is unrest in citizens for public institutions due to corruption, less accountabilit...

A Historical Perspective and Behavior of Foreign Exchange Rate Determination in India: An Empirical Analysis since Jan.2003-Dec.2010

This paper empirically examines the effects of economic variable on foreign exchange rate using monthly data from jan.2003 to dec.2010. This paper uses monthly data for measuring the exchange rate volatility and explain...

Download PDF file
  • EP ID EP121738
  • DOI -
  • Views 103
  • Downloads 0

How To Cite

V. Jagadheesh, Y. Swetha (2014). Design and Implementation of Efficient Modulo 2n+1 Adder. International Journal of Computational Engineering and Management IJCEM, 17(6), 20-26. https://europub.co.uk/articles/-A-121738