Design and Implementation of Floating Point Multiplier for Better Timing Performance
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 7
Abstract
IEEE Standard 754 floating point is the most common representation today for real numbers on computers. This paper gives a brief overview of IEEE floating point and its representation. This paper describes a single precision floating point multiplier for better timing performance. The main object of this paper is to reduce the power consumption and to increase the speed of execution by implementing certain algorithm for multiplying two floating point numbers. In order to design this VHDL is the hardware description language is used and targeted on a Xilinx Spartan-3 FPGA. The implementation’s tradeoffs are area speed and accuracy. This multiplier also handles overflow and underflow cases. For high accuracy of the results normalization is also applied. By the use of pipelining process this multiplier is very good at speed and accuracy compared with the previous multipliers. This pipelined architecture is described in VHDL and is implemented on Xilinx Spartan 3 FPGA. Timing performance is measured with Xilinx Timing Analyzer. Timing performance is compared with standard multiplier
Authors and Affiliations
B. Sreenivasa Ganesh , J. E. N. Abhilash , G. Rajesh Kumar
Keywords
Related Articles
- EP ID EP98923
- DOI -
- Views 53
- Downloads 0
Approved Protocol For Reliability In Peer to Peer Networks
An important issue in peer-to-peer networks is discussed in this paper. peer-to-peer networks appeared as common method of sharing huge volume of data. These networks allow users to share their resources as completely di...
Realizing Peer-to-Peer and Distributed Web Crawler
The tremendous growth of the World Wide Web has made tools such as search engines and information retrieval systems have become essential. In this dissertation, we propose a fully distributed, peer-to-peer architec...
VirtuaGuard: Intrusion Detection System on Static and Dynamic Web Applications
In this project, we propose an efficient IDS system called as VirtuaGuard system that models the network behavior for multilayered web applications of user sessions across both front-end web (HTTP) requests and back...
Egoistic superimpose Network Formation and Preservation
t—A introductory issue essential many superimpose network applications ranging from routing to peer-to-peer file distribution is that of the network configuration, i.e., flop new arrivals into an presented overlie,...
BlackHole Attack and Detection Method for AODV Routing Protocol in MANETs
Abstract—Causing packet loss due to attacks by malicious nodes is one of the most important problem in MANETs. There are many ways by which packet loss can occur in MANETs such as broken links, transmission errors, no ro...