Design and Implementation of FPGA Based MIMO Decoder in Wireless Receiver

Abstract

This paper address the implementation of Multi-Input-Multi-Output (MIMO) Decoder using FPGAs embedded in a prototype of Wireless Communication receiver. The task of the MIMO decoder is to appropriately combine the signals simultaneously received on all antennas to construct an improved signal, free from interference, from which to estimate the transmitted symbols. The MIMO system-Encoder and decoder is part of a multi-carrier code division multiple-access (MC-CDMA) radio system, equipped with multiple antennas at both ends of the link that is able to handle up to 32 users and provides high transmission bit-rate. The main motto of this is to design the FPGA based MIMO Decoder. To demonstrate this, MIMO Encoder is also included in this project. The Data links for Two symbol period were established and found that the MIMO decoder outputs follows the MIMO Encoder input. We report results using FPGA devices of the Xilinx family.

Authors and Affiliations

Pravin Wasudeorao Raut, Dr. S. L. Badjate

Keywords

Related Articles

New Software Testing Methodologies for Regulation Needs

Software Testing is modifying activity different software engineering projects, especially for large security models. The new tests cases can uses some hundred to several thousands. It significant computing locations...

Energy Efficient Full-adder using GDI Technique

A full-adder is one of the essential component in digital circuit design, many improvements have been made to reduce the architecture of a fulladder. The proposed method aims on GDI(Gate Diffusion Input).GDI is a nov...

Design of On-line Interactive Data Acquisition and Control System for Embedded Applications

In various Internet applications based on the client/server architecture, it is better to use embedded WEB server other than PC server for decreasing volume, cost and power consumption. The paper introduces the desig...

Reducing Latency Among Client-Server for Distributed Interactive Applications

The interactivity of DIAs is significant for members to have pleasant communication experiences. As a rule, interactivity is considered by the duration from the time when a participant issues an operation to the time...

Evaluation of A Prototype ATPG System Using Rulesets From The Stanford And Internet2 Backbones

The most important sources of transparency for ATPG (Automatic Test Packet Generation) are polling the network periodically for forwarding state and performing all pair’s reachability. First we have freshly speeded u...

Download PDF file
  • EP ID EP27505
  • DOI -
  • Views 363
  • Downloads 6

How To Cite

Pravin Wasudeorao Raut, Dr. S. L. Badjate (2012). Design and Implementation of FPGA Based MIMO Decoder in Wireless Receiver. International Journal of Research in Computer and Communication Technology, 1(7), -. https://europub.co.uk/articles/-A-27505