Design and Implementation of High-Speed Low Power Multipliers Using Reversible Logic

Abstract

Reversible logic is one of the promising research areas in low power applications such as quantum computing, optical information processing, DNA computing and also thermodynamic technology, Nanotechnology and low power CMOS design. In this paper, a novel Reversible logic gate has been proposed and novel architecture for multiplier is constructed by using ANU gate and PERES gate. A Multiplier is one of the key hardware blocks in most fast processing system which is not only a high delay block but also a major source of power dissipation. Power dissipation for Reversible logic gates is very less because of its reversibility property. The main purposes of designing reversible logic are to decrease quantum cost, depth of the circuits and the number of garbage outputs. The primary characteristics like garbage outputs, Constant inputs and number of gates got decreased. The logical calculations also got decreased.

Authors and Affiliations

Koustuv Chakraborty

Keywords

Related Articles

Outlier Detection and Analysis using Hybrid Approach for Mixed datasets

There are several approaches of outlier detection employed in many study areas amongst which distance based and density based outlier detection techniques have gathered most attention of researchers.So we are using hybri...

The Application of Data Mining In Online Bookstore

With the rapid development of Internet technology in recent years, Electronic Commerce has been an inevitable product of the economy, the science and the technology. This paper takes an online bookstore platform as a bac...

A Review on Hydrogen as an Alternative Fuel

In order to reduce the atmospheric pollution emitted by automobiles, control devices are being incorporated in the vehicles in many countries. This has resulted in a reduced vehicle mileage to the extent of about fifteen...

Design and Implementation of a Modular Multilevel Inverter with FACTS Capability for Wind and PV systems

In this paper, a new three-phase inverter with flexible AC transmission system (FACTS) capability is presented. The proposed inverter is placed between the PV cell and the grid, same as a regular inverter, and is able to...

Facial Expression Based Face Recognition Using Machine Learning with SVM Kernel: HMM and FDA

Face recognition is that the powerful task from the pictures that is done by a machine that is ready to determine the face of a human being. Automatic face recognition is that the still awfully acknowledged and hard to p...

Download PDF file
  • EP ID EP244001
  • DOI -
  • Views 113
  • Downloads 0

How To Cite

Koustuv Chakraborty (2016). Design and Implementation of High-Speed Low Power Multipliers Using Reversible Logic. International journal of Emerging Trends in Science and Technology, 3(5), 3859-3864. https://europub.co.uk/articles/-A-244001