Design And Implementation Of High Speed Vedic Multiplier

Abstract

Vedic mathematics is the ancient Indian system of mathematics. This paper proposed the design oh high speed Vedic Multiplier using the techniques of Ancient Indian Vedic Mathematics that has been modified to improve performance. Multipliers play a major role in processors and in many computational systems. The speed of these systems greatly depends on the speed of its multipliers. In order to enhance the speed of the systems the faster and efficient multipliers should be employed. Vedic Multiplier is one of the best solution which is capable of performing the quicker multiplications by eliminating the unwanted steps in the multiplication process. Vedic Multiplier deals with a total of sixteen sutras or algorithms for predominantly logical operations. In this paper it is used for designing a high speed, low power 4X4 multiplier. In the proposed design we have reduced the number of logic levels, thus reducing the logic delay. The proposed system is design using VHDL and it is implemented through Xilinx 8.1.

Authors and Affiliations

Hitansu Sekhar Sahu, Khirod Kumar Sethi, Tejesh Kumar Chaudhary, Hemant Kumar Besra, Prasanta Kumar Parida, Subha Ranjan Sahoo, Abhinash Kumar Pala

Keywords

Related Articles

On the Cubic Equation with Four Unknowns x3  y3  24zw2

The cubic equation x3  y3  24zw2 is analyzed for its non – zero distinct integer solutions. Three different patterns of non-zero distinct integer solutions to the equation under consideration are obtained. A few intere...

Plant Diseases Detection Rate Improvement with Enhanced SVD Technique

In modern era, agriculture plays one of the most essential role for growing habitat. Flora provides major source of energy and also helps to reduce global warming. Agricultural plants face various diseases in different s...

Custom Angle Ceiling Fan

Custom Angle Ceiling fan can be used to regulate air flow only into areas where we need air flow, by changing the angles. (i.e.) both swiveling and tilting of the ceiling fan down-rod. The reason for the innovation of th...

Decision Making Techniques and Tools Based On Decision Support System

Decision Support System (DSS) is a specific class of computerized information system that supports business and organizational decision-making activities. A properly-designed DSS is an interactive software-based system i...

On Homogeneous Ternary Quadratic Diophantine Equation z 2  45x 2  y 2

The ternary quadratic homogeneous equation representing homogenous cone given by z 2  45x 2  y 2 is analyzed for its non-zero distinct integer points on it. Four different patterns of integer points satisfying the cone...

Download PDF file
  • EP ID EP394263
  • DOI 10.9790/9622-0805047377.
  • Views 137
  • Downloads 0

How To Cite

Hitansu Sekhar Sahu, Khirod Kumar Sethi, Tejesh Kumar Chaudhary, Hemant Kumar Besra, Prasanta Kumar Parida, Subha Ranjan Sahoo, Abhinash Kumar Pala (2018). Design And Implementation Of High Speed Vedic Multiplier. International Journal of engineering Research and Applications, 8(5), 73-77. https://europub.co.uk/articles/-A-394263