Design and Implementation of IEEE-754 Addition and Subtraction for Floating Point Arithmetic Logic Unit
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2012, Vol 1, Issue 4
Abstract
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor using IEEE 754-2008 format. In this paper we describe an efficient implementation of an IEEE 754 single precision Standard for Binary Floating-Point Arithmetic to include specifications for decimal floating-point arithmetic. As processor support for decimal floating-point arithmetic emerges, it is important to investigate efficient algorithms and hardware designs for common decimal floating-point arithmetic algorithms. This paper presents novel designs for a decimal floating-point addition and subtraction. They are fully synthesizable hardware descriptions in VERILOG. Each one is presented for high speed computing.
Authors and Affiliations
V. VINAY CHAMKUR , Under the guidance of Chetana. R
Keywords
Related Articles
- EP ID EP104373
- DOI -
- Views 111
- Downloads 0
An ACO Approach to Solve a Variant of TSP
This study is an investigation on the application of Ant Colony Optimization to a variant of TSP. This paper presents an Ant Colony Optimization (ACO) approach to solve a randomly generated TSP problem known as RTS...
Selfishness of Discriminate Node in Caching Based Wireless Sensor Network
The size of wireless sensor node is small and the battery power of these sensor nodes is also limited. The wireless sensor nodes consume battery power in transmitting, processing the data. Generally, Wireless sen...
Evaluating NIST Metric for English to Hindi Language Using ManTra Machine
Evaluation of MT is required for Indian languages because the same MT is not works in Indian language as in European languages due to the language structure. So, there is a great need to develop appropriate evaluation...
Data mining approach to evaluate the data lossless Data Compression algorithms
: This paper presents a study of various lossless compression algorithms; to test the performance and the ability of compression of each algorithm based on ten different parameters. For evaluation the compression r...
An Effective S-Box Comparison by Parity Based Fault Detection Scheme Using Composite Fields
AES is the most effective algorithm for network security that is more confidential, reliable and robust. A key step in the Advanced Encryption Standard (AES) algorithm is the subbyte transformation and its inverse . The...