Design and Implementation of Logic Gates and Adder Circuits on FPGA Using ANN

Abstract

In this paper, Design and hardware implementation of multiple neurons on Field Programmable (FPGA)is done sequentially. First Multiple Neurons are implemented then logic Gates and Adder circuit are implemented using Feed Forward Neural Network. FPGA has been used to reduce the neuron hardware by designing activation function inside the neuron without using lookup tables. With low precision neural network designs, FPGA's have higher speed and smaller in size for real time applications compare to VLSI.

Authors and Affiliations

Neelu Farha, Ann Louisa Paul J, Naadiya Kousar L S, Devika S

Keywords

Related Articles

Experimental Study of Coconut Shell Concrete

The rising cost of construction materials in developing countries has necessitated research into the use of alternative materials civil engineering construction. In this study, a concrete mix of 1:1.51:3.06 was used as...

Automatic Transmission Controller Using State Flow

Hydraulic technology can be used to capture and transfer high levels of energy extremely quickly and have a longer operating life compared with similarly sized electric systems. The hydraulic hybrid vehicle (HHV) includ...

Secured Fingerprint based Crypto System with Reversible Watermarking Scheme

As the growth of technology every information is passed widely through the internet. To ensure the secure data transmission, cryptography is the most effective solution. Cryptographic key plays an important entity to ov...

slugMobile Technology: The Strategic Impact Of Mobile Communications Within An Organization

Mobile Technology is a growing field converging mobile computing with telecommunications in a wireless environment that has become more robust in its own right. This convergence of mobile comm...

A Hybrid Data Hiding Approach for Securing Online Transactions

Online Banking is an arrangement of administrations given by a gathering of organized bank offices. Bank clients may get to their assets and perform other basic exchanges from any of the part branch workplaces. The real...

Download PDF file
  • EP ID EP22183
  • DOI -
  • Views 159
  • Downloads 4

How To Cite

Neelu Farha, Ann Louisa Paul J, Naadiya Kousar L S, Devika S (2016). Design and Implementation of Logic Gates and Adder Circuits on FPGA Using ANN. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(5), -. https://europub.co.uk/articles/-A-22183