Design and implementation of low power, area efficient, multiple output voltage level shifter using 45nm design technology

Abstract

To ensure intercommunication between circuit modules which are working in different voltage domains voltage level shifters are used. The improving VLSI technologies reduce the silicon area of the circuit, increases circuit performance. The power consumption should be reduced in order to enhance the life of the batteries used in hand held devices. Thus an advanced design for multiple output high voltage level shifters is proposed in this project.

Authors and Affiliations

Subrahmanya Bhat K G, Gurusiddayya Hiremath, Anush Bekal

Keywords

Related Articles

Determination of Characteristic Impedance of a Stripline

The characteristic impedance of a stripline was evaluated using conventional methods like finite difference method, and method of moments by solving the Poisson’s equation for the capacitance and hence finding Z0. To imp...

2GHz Microstrip Low Pass Filter Design with Open-Circuited Stub

A 3 pole 2GHz Butterworth microstrip low pass filter is designed and fabricated based on the Opencircuited stub microstrip realization technique. The filter is designed using the FR4 substrate and the performance of the...

MIMO Capacity Analysis For Spatial Channel Model Scenarios

With the advancement of wireless communication and extensive research for new technologies for more reliable, secure and high speed connection, MIMO is coming up as the foremost competitor. In this research, we investiga...

Waste Management by a Robot- A Smart and Autonomous Technique

Now-a-days, management of waste from its collection to dumping and disruption has become one of the greatest challenging and arduous chore for municipal corporations, all around the globe. To make this tedious job facile...

RFID Enabled For Automatic Billing

Shopping at big malls has become daily activity now days in cities. We can see huge rush during festive seasons in hyper and super markets. People purchase diverse products and rush to billing counters that causes proble...

Download PDF file
  • EP ID EP439165
  • DOI 10.9790/2834-1303026872.
  • Views 228
  • Downloads 0

How To Cite

Subrahmanya Bhat K G, Gurusiddayya Hiremath, Anush Bekal (2018). Design and implementation of low power, area efficient, multiple output voltage level shifter using 45nm design technology. IOSR Journal of Electronics and Communication Engineering(IOSR-JECE), 13(3), 68-72. https://europub.co.uk/articles/-A-439165