Design and implementation of low power, area efficient, multiple output voltage level shifter using 45nm design technology

Abstract

To ensure intercommunication between circuit modules which are working in different voltage domains voltage level shifters are used. The improving VLSI technologies reduce the silicon area of the circuit, increases circuit performance. The power consumption should be reduced in order to enhance the life of the batteries used in hand held devices. Thus an advanced design for multiple output high voltage level shifters is proposed in this project.

Authors and Affiliations

Subrahmanya Bhat K G, Gurusiddayya Hiremath, Anush Bekal

Keywords

Related Articles

RFID Enabled For Automatic Billing

Shopping at big malls has become daily activity now days in cities. We can see huge rush during festive seasons in hyper and super markets. People purchase diverse products and rush to billing counters that causes proble...

Household Premises Surveillance System Using Ultrasonic Sensor

Motion detectors play a vital role in our daily lives, a very common example is an automatic door which opens when an individual approaches it and closes after the individual has passed through. They are also used in the...

Offline signature verification based on geometric feature extraction using artificial neural network

The fact that the signature is widely used as a means of personal verification emphasizes the need for an automatic verification system because of the unfortunate side-effect of being easily abused by those who would fei...

Solar Electric Propulsion Sail

The solar expedition missions have been minimized mainly due to the performance of the space capsules, also because of the planned amount of fuel a space shuttle must carry without discharging in order to advance to an u...

Mobility Effects on Handovers In MBB Networks Within Kaduna Metropolis

Mobile Broadband MBB networks under mobility are evaluated with regards to connectivity, packet loss and throughput and compared with static performance. Handover, signal strength, RRC mode and sub mode were studied. The...

Download PDF file
  • EP ID EP439165
  • DOI 10.9790/2834-1303026872.
  • Views 266
  • Downloads 0

How To Cite

Subrahmanya Bhat K G, Gurusiddayya Hiremath, Anush Bekal (2018). Design and implementation of low power, area efficient, multiple output voltage level shifter using 45nm design technology. IOSR Journal of Electronics and Communication Engineering(IOSR-JECE), 13(3), 68-72. https://europub.co.uk/articles/-A-439165