Design and Implementation of Two Speed Multiplier Using FPGA

Abstract

Multiplication has recently been given top priority in all applications of digital signal processing and machine learning. It is crucial to control the area, latency, power, and performance overall using parallel implementations. This will require more logic sizes with critical routes and more power consumption because the amount of multiplications will also result in a number of arithmetic additions and subtractions. In order to address this issue, the proposed work will present extensive optimization of radix-4 multiplication circuits using a modified booth algorithm and a kogge stone adder, which will result in smaller critical paths and improved performance overall when compared to Wallace trees and DADDA multipliers. Finally, this effort will synthesize in a Xilinx FPGA using Verilog HDL and demonstrate area comparisons.

Authors and Affiliations

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi

Keywords

Related Articles

An Overview, Origins, Uses, and Difficulties of IoT

The Internet of Things (IoT) is quickly expanding nowadays. In the near future, billions of gadgets are likely to be linked. Smart and sensing devices have had an influence on Big Data by generating and collecting large...

Enhanced 2n PRL Code for Efficient Test Data Compression

Test data compression is needed to minimize the chip area used for storing the test data. The time taken for decompressing the test data is of major concern in the recent past. In this paper, 2 n -pattern run length codi...

Understanding Leadership Values Among Under Graduate Students in UITM: Their Values, Beliefs, and Motivation

UITM has prominently produced a numbers of leaders in Malaysia’s society. If you want to understand the direction of this nation, we must examine the people who will lead the country for the next decades. Where do you fi...

Design of High Strength Concrete Using Stone Dust

The purpose of this paper is to investigate the effect of stone-crushed dust on the specific properties of fresh and toughened concrete (M25). These experimental trails for fresh and toughened concrete properties for M-2...

The Functioning of a Voltage Transformer In Relation To Power Quality

Conductive expansions in the giving voltage might affect the root mean square voltage and the situation with the voltage twist on the mains, bringing about power quality debasement. The motivation behind this exploration...

Download PDF file
  • EP ID EP745067
  • DOI 10.55524/ijircst.2023.11.4.13
  • Views 29
  • Downloads 0

How To Cite

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi (2023). Design and Implementation of Two Speed Multiplier Using FPGA. International Journal of Innovative Research in Computer Science and Technology, 11(4), -. https://europub.co.uk/articles/-A-745067