Design and Implementation of Two Speed Multiplier Using FPGA

Abstract

Multiplication has recently been given top priority in all applications of digital signal processing and machine learning. It is crucial to control the area, latency, power, and performance overall using parallel implementations. This will require more logic sizes with critical routes and more power consumption because the amount of multiplications will also result in a number of arithmetic additions and subtractions. In order to address this issue, the proposed work will present extensive optimization of radix-4 multiplication circuits using a modified booth algorithm and a kogge stone adder, which will result in smaller critical paths and improved performance overall when compared to Wallace trees and DADDA multipliers. Finally, this effort will synthesize in a Xilinx FPGA using Verilog HDL and demonstrate area comparisons.

Authors and Affiliations

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi

Keywords

Related Articles

Study on Alternative Materials-Expanded Polystyrene and Glass Powder for Construction

Expanded Polystyrene (EPS) that was used in the research work was in the form of ‘EPS Beads’ which were spherical in shape and size varied in between 6 mm to 8 mm in diameter. Beads were made up of pre-extended Polystyre...

A Detailed Review on Disease Prediction Models that uses Machine Learning

Human body is guarded by the immune system, but sometimes this immune system alone is not capable of preventing our body from diseases. Environmental conditions and living habits of people are the cause of many diseases...

Feminism and the Practice of Gestational Surrogacy in the Identity of the Child and the Woman

In opposition to the spread of gestational surrogacy as a new reproductive practice and women's labor, this essay examines the limitations of the feminist idea of commercialization of women's bodies. Surrogacy should be...

Performance Analysis of 64-Channel DWDM System Using EDFA

The Quality Factor, Signal Power and Minimum BER are the key aspects of measuring the performance of an optical system. The purpose of this paper is to find the optimum Launch Power for a 64-bit DWDM system where the abo...

A Review Article On Enhancing Email Spam Filter’s Accuracy Using Machine Learning

In today’s era, almost everyone is using emails on their daily basis. In our proposed research, we suggest a machine learning-based strategy for enhancing email spam filters' accuracy. Traditional rule-based filters have...

Download PDF file
  • EP ID EP745067
  • DOI 10.55524/ijircst.2023.11.4.13
  • Views 60
  • Downloads 0

How To Cite

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi (2023). Design and Implementation of Two Speed Multiplier Using FPGA. International Journal of Innovative Research in Computer Science and Technology, 11(4), -. https://europub.co.uk/articles/-A-745067