Design and Implementation of Two Speed Multiplier Using FPGA

Abstract

Multiplication has recently been given top priority in all applications of digital signal processing and machine learning. It is crucial to control the area, latency, power, and performance overall using parallel implementations. This will require more logic sizes with critical routes and more power consumption because the amount of multiplications will also result in a number of arithmetic additions and subtractions. In order to address this issue, the proposed work will present extensive optimization of radix-4 multiplication circuits using a modified booth algorithm and a kogge stone adder, which will result in smaller critical paths and improved performance overall when compared to Wallace trees and DADDA multipliers. Finally, this effort will synthesize in a Xilinx FPGA using Verilog HDL and demonstrate area comparisons.

Authors and Affiliations

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi

Keywords

Related Articles

Management of Surface and Underground Water: A Possibility to Improve Irrigation Effectiveness

Conjunctive usage management may be used in a variety of contexts, and there do not seem to be any instances where it should not be used. Conjunctive usage management that is planned is much superior to spontaneous conju...

Cloud Learning For Virtual Campus

Taking in mind the growing Cloud Computing technology in every field including education and it’s becoming an adoptable technology for many of the organizations with its dynamic scalability and usage of virtualized resou...

Design of a Robust Hybrid Fuzzy Method for Medical Image Fusion

In this modern era, medical image processing is an indispensable part of many applications and practices in the medical domain. The images that are used should meet certain criteria, including having more accurate detail...

Drowsiness Detection System: Integrating YOLOv5 Object Detection with Arduino Hardware for Real-Time Monitoring

Drowsy driving remains a significant cause of accidents worldwide, prompting the need for effective real-time monitoring systems to detect and prevent driver fatigue. In this paper, we propose a novel approach for drowsi...

Comparative Study on Layout and Drawable Resource Behavior in Android for Supporting Multi Screen

this paper on Android deals with multi layout supports on various size of Android device. While writing an Android application developer should consider various size and type of device. So this paper on Android deals wit...

Download PDF file
  • EP ID EP745067
  • DOI 10.55524/ijircst.2023.11.4.13
  • Views 75
  • Downloads 0

How To Cite

U. Anusha Rani, Kotte Chandrika, Ardaveeti Ranga Manikanta, Chimmiri Dorababu, Naga Sudheer Rajavarapu, and Muvva Gopi (2023). Design and Implementation of Two Speed Multiplier Using FPGA. International Journal of Innovative Research in Computer Science and Technology, 11(4), -. https://europub.co.uk/articles/-A-745067