Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL

Abstract

Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separate Modules using lookup table method. In this paper we used combinational logic which helps for making inner round pipelining in an efficient manner. Furthermore, composite field arithmetic helped in obtaining lesser area. Using proposed architecture, a fully sub pipelined encryptor/ decryptor with 3 substage pipelining in each round can achieve a throughput of 25.89Gbps on Xilinx xc5vlx110t-1 device which is faster. This AES design was implemented using Verilog HDL and synthesized with Xilinx ISE using Spartran3 Xilinx Family , Simulation and Verification was done using Mentor-Graphics ModelSim-6.5e and achieved the maximum through put..

Authors and Affiliations

Dr. K. Padama Priya

Keywords

Related Articles

Improving the Spectral Efficiency and Data Rate of FHCDMA Scheme for Wireless Communication Channels

In this project, we propose a “two-level” frequency hopping code-division multiple-access (FH-CDMA) scheme for wireless communication systems. In our two-level FH-CDMA scheme, the available transmission bandwidth is di...

  A Digital Video Watermarking Technique Based on Frame Extraction in 5-Level DWT

 Digital video watermarking was introduced at the end of the last century to provide means of enforcing video copyright protection. Video watermarking involves embedding secret information in the video. In this pap...

A REVIEW PAPER ON AN EMBEDDED EXTENDED VISUAL CRYPTOGRAPHY SCHEME FOR COLOR IMAGE USING LPG WITH PCA

A method for creating digital image copyright protection is proposed in this paper. The proposed method in this paper is based on visual cryptography using LPG with PCA. The proposed method is working on selection of ran...

EFFECTS OF RICE BRAN OIL AND GAMMA - ORYZANOL ON ANTIOXIDANT DEFENSE IN STREPTOZOTOCIN NICOTINAMIDE INDUCED DIABETIC RATS

Rice bran oil (RBO), a unique cooking oil is produced from the pericarp and germ of Oryza sativa seeds. Oryzanol is a mixture of sterol esters of ferulic acid and is known to have several health benefits. Male albino...

 Virtual Statistics Manager

 This report illustrates the concept of a user friendly, handheld device which and interact with a preset list of statistical representations. An accelerometer is mounted on the handheld controller. The accelerome...

Download PDF file
  • EP ID EP138221
  • DOI -
  • Views 87
  • Downloads 0

How To Cite

Dr. K. Padama Priya (30). Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL. International Journal of Engineering Sciences & Research Technology, 2(5), 1177-1181. https://europub.co.uk/articles/-A-138221