Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL

Abstract

Advanced Encryption Standard (AES), has received significant interest over the past decade due to its performance and security level. In most of the previous works subbytes and inverse subbytes are implemented in Separate Modules using lookup table method. In this paper we used combinational logic which helps for making inner round pipelining in an efficient manner. Furthermore, composite field arithmetic helped in obtaining lesser area. Using proposed architecture, a fully sub pipelined encryptor/ decryptor with 3 substage pipelining in each round can achieve a throughput of 25.89Gbps on Xilinx xc5vlx110t-1 device which is faster. This AES design was implemented using Verilog HDL and synthesized with Xilinx ISE using Spartran3 Xilinx Family , Simulation and Verification was done using Mentor-Graphics ModelSim-6.5e and achieved the maximum through put..

Authors and Affiliations

Dr. K. Padama Priya

Keywords

Related Articles

 REVIEW ON FORM FINDING FOR DYNAMIC LOADS

 Form Finding is followed by choosing the best suitable solution in terms of various design parameters having a high level of performance in terms of spaces, people, cultures and knowledge. It is process of finding...

 ONLINE SIGNATURE VERIFICATION USING NORMALIZED DYNAMIC FEATURE WITH ARTIFICIAL NEURAL NETWORK CLASSIFICATION.

 Handwritten signature verification system is most widely used in any financial and other documentation activities for authorization of identity of any human activity, but still these types of verification syst...

 PHILOSOPHY OF BINARY PLURALITY OF BRANCHING AND CONVERGING WORLD. ETHICS OF EMPATHY

 The philosophy of binary plurality of the World with its branching evolution and converging devolution is the most general concept of Universe, doctrine about Life. It is knowledge of binary plurality of subjects...

 INVESTGATION OF RANKING RATING AND REVIEW USING STATISTICAL HYPOTHESES TESTS

 Ranking fraud in the mobile App market refers to fraudulent or deceptive activities which have a purpose of bumping up the Apps in the popularity list Indeed, it becomes more and more frequent for App developers t...

 Critical Event Monitoring in WSNS using Level-By-Level Offset Based Wake up Pattern

 This paper proposed to monitor a critical event in wireless sensor networks. Whenever a critical event occurs, the critical event is detected by the nearby sensor nodes. Immediately these sensor nodes should broad...

Download PDF file
  • EP ID EP138221
  • DOI -
  • Views 89
  • Downloads 0

How To Cite

Dr. K. Padama Priya (30). Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL. International Journal of Engineering Sciences & Research Technology, 2(5), 1177-1181. https://europub.co.uk/articles/-A-138221