Design High Speed Doubles Precision Floating Point Unit Using Verilog
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2015, Vol 3, Issue 11
Abstract
To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. This paper presents high speed ASIC implementation of a floating point arithmetic unit which can perform addition, subtraction, multiplication, division functions on 64-bit operands that use the IEEE 754-2008 standard. Pre- normalization unit and post normalization units are also discussed along with exceptional handling. All the functions are built by feasible efficient algorithms with several changes incorporated that can improve overall latency, and if pipelined then higher throughput. The algorithms are modeled in Verilog HDL and the RTL code for adder, subtractor, multiplier, divider, square root are synthesized using Xilinx ISE tool.
Authors and Affiliations
V. Venkaiah, K. Subramanyam
Keywords
Related Articles
- EP ID EP21393
- DOI -
- Views 270
- Downloads 4
Value Engineering In Construction Industry
The Value Engineering is an intensive, interdisciplinary problem solving activity that focuses on improving the value of the functions that are required to accomplish the goal, or objective of any product, process, serv...
Productivity enhancement of Trimdek using Guard Film Roller Stand and Auto-Stacker
This paper addresses the productivity enhancement of Trimdek profile using Guard Film Roller Stand and Auto Stacker. It also consider the topic of formation of trimdek (square-fluted steel cladding) by TRFM (Trimdek Rol...
A Survey on Speech Recognition Technique
This paper provides a survey on feature extraction for speech recognition and discusses the techniques and system that make it possible for computers to accept speech as input. This paper shows the major developments in...
A Survey on Efficient Object Localization and Image Classification for Thumbnail Browsing
Nowadays, with an increasing demand of advanced intelligent systems, computer vision applications dealing with foreground objects are becoming more challenging. The common assumption taken into consideration in most of...
Socio Economic Condition of Chandigarh: A Geographical Analysis
In present paper, an attempt has made to analyse the socio-economic correlates (indicators) of Chandigarh. In this study the sex ratio, percentage of female literacy, percentage of working female population, percentage...