Design High Speed Doubles Precision Floating Point Unit Using Verilog

Abstract

To represent very large or small values, large range is required as the integer representation is no longer appropriate. These values can be represented using the IEEE-754 standard based floating point representation. This paper presents high speed ASIC implementation of a floating point arithmetic unit which can perform addition, subtraction, multiplication, division functions on 64-bit operands that use the IEEE 754-2008 standard. Pre- normalization unit and post normalization units are also discussed along with exceptional handling. All the functions are built by feasible efficient algorithms with several changes incorporated that can improve overall latency, and if pipelined then higher throughput. The algorithms are modeled in Verilog HDL and the RTL code for adder, subtractor, multiplier, divider, square root are synthesized using Xilinx ISE tool.

Authors and Affiliations

V. Venkaiah, K. Subramanyam

Keywords

Related Articles

slugPerformance Enhancement Over Wireless Mobile Adhoc Network

face detection research confronts the full range of challenges found in general purpose, object class recognition. However, the class of faces also has very apparent regularities that are exploited by ma...

Finite Element Thermal Analysis of Ceramic Coated Aluminium Silicon Alloy on Piston

the last few years the usage is increase in the utilisation of aluminium-silicon alloys, especially in the automobile industries, due to their high strength to weight ratio, wear resistance, low density, low coefficient...

Improved Data Integrity Public Auditing for Regenerating-Code-Based Cloud Storage

Cloud Computing is very important vision of computing as a utility. Using cloud storage, users can store their data into cloud. So they can enjoy high quality applications and services. Users can outsource data without...

Audio Watermarking Based on Empirical Mode Decomposition

an audio watermarking based on Empirical mode decomposition is proposed. The watermark is embedded in the final residual because of the intrinsic feature of the final residual. The audio signal is divided into set of fr...

Design of High Pass Fir Filter Using Rectangular, Hanning and Kaiser Window Techniques

Digital filter are widely used in the world of communication and computation .On the other hand to design a Digital Finite Impulse Response (FIR) filter that satisfies all the required condition is challenging one. In t...

Download PDF file
  • EP ID EP21393
  • DOI -
  • Views 309
  • Downloads 4

How To Cite

V. Venkaiah, K. Subramanyam (2015). Design High Speed Doubles Precision Floating Point Unit Using Verilog. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(11), -. https://europub.co.uk/articles/-A-21393