Design & Implementation Of On Chip Permutation Network for MPSOC on FPGA

Abstract

This paper presents the silicon-proven design of a novel on-chip network to support guaranteed traffic permutation in multiprocessor system-on-chip applications. The proposed network employs a pipelined circuit-switching approach combined with a dynamic path-setup scheme under a multistage network topology. The dynamic path-setup scheme enables runtime path arrangement for arbitrary traffic permutations. The circuit-switching approach offers a guarantee of permuted data and its compact overhead enables the benefit of stacking multiple networks. .Design and development is done by XILINX 12.2 using Verilog and simulated on Modelsim 6.3f and implemented on Spartan 3 FPGA Device

Authors and Affiliations

Chandrashekar. P, Manjunath Badiger

Keywords

Related Articles

Security Of Cloud Data With Logging Using Jar File

Now-a-days, Cloud Computing technology is growing at a very fast pace. Currently, most of the people are using Cloud Computing technology. Cloud computing allows extremely scalable services to be consumed at ease over t...

slugPerformance Evaluation of Routing Protocol for Mobile Ad Hoc Network

Congestion in mobile ad hoc network is the most important problem. That leads to communication delays, packet loss, reason wastage of time and energy on recovery. Routing protocols which are customize to the congestion...

Augmented Reality for Data Booth

Nowadays people widely use internet for purchasing a home, car, furniture etc. In order to obtain information about that product user prefer pamphlets or leaflets or obtain the information by means of Salesperson. Thoug...

LTE Techniques in 4G Wireless System Using Protocol Stack

LTE, an acronym for Long-Term Evolution. 4G LTE is a standard for wireless broadband technology designed to support roaming Internet access via cell phones and handheld devices. Due to the requirements on high data rate...

Multiple Cell Errors Detection and Correction for OLS codes

Error correction codes (ECCs) are commonly used to protect memories against errors. The proposed method we are we are detect the one or more errors and to correct single bit error. Among ECCs, orthogonal latin squares (...

Download PDF file
  • EP ID EP20232
  • DOI -
  • Views 260
  • Downloads 3

How To Cite

Chandrashekar. P, Manjunath Badiger (2015). Design & Implementation Of On Chip Permutation Network for MPSOC on FPGA. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(4), -. https://europub.co.uk/articles/-A-20232