Design of 12-Bit DAC Using CMOS Technology

Abstract

Digital-to-Analog Converter (DAC) is used to convert a digital form of input into an analog form of output. In this paper, a digital-to-analog converter which is based on the R-2R ladder is analyzed for low power consumption i.e. 27.04 mW, low active chip area i.e. .054 mm2 and low DNL i.e. 0.03. R-2R DAC is implemented using cadence virtuoso tool in 180nm CMOS process. The main components used are an operational amplifier and R-2R ladder network. Op-amp is made up of two stages. The first stage of op-amp consists of a differential amplifier and the second stage consists of common source amplifier. The first stage is used to get high gain and the second stage increases output swing and gain of the first stage.

Authors and Affiliations

Payal Jangra, Rekha Yadav

Keywords

Related Articles

Travelbud - An Android Application for Bus Commuters

This paper aims at providing an effective solution for maintaining Bus pass information using a database. There is admin login and Commuter login. Android application bus pass generation system would be useful for commu...

Design and Construction of a Conventional Elevator

This paper is about the design and construction of an elevator. Elevator is a device that efficiently moves people or goods vertically between floors of a building, vessel, or other structures. They are generally powere...

High Step-Up Converter Based On Cockcroft-Walton Voltage Multiplier with Different Capacitor Configuration

Demand for electrical energy and concern about green energy evoke research in the renewable energy sources for electrical power production. Since the output of major renewable energy sources like solar and fuel cell is...

Content-Based Image Retrieval using HSV and Hadamard DWT

With the development of the Internet, and the availability of image capturing devices such as digital cameras, image scanners, the size of digital image collection is increasing rapidly. For this purpose, many general p...

Influence of Raw Data Temporal Resolution by Using Clustering Approach on Electricity Load Profile

The interest is increasing in contemplative conduct of electricity users in both the housing and retail zon with the approach of high solution time-sequence capacity requrement data through best metering, drilling this...

Download PDF file
  • EP ID EP24451
  • DOI -
  • Views 268
  • Downloads 11

How To Cite

Payal Jangra, Rekha Yadav (2017). Design of 12-Bit DAC Using CMOS Technology. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(6), -. https://europub.co.uk/articles/-A-24451