Design of 64-Bit Decode Stage for VLIW Processor Architecture

Abstract

VLIW stands for Very Long Instruction Word. This Processor Architecture is based on parallel processing in which more than one instructions are executed in parallel. This architecture is used to increase the instruction throughput. So this is the base of the modern Superscalar Processors. Basically VLIW is a RISC Processor. The difference is it contains long instruction as compared to RISC. During the execution of the program the operands are stored in the General Purpose Register File. Register file is the combination of registers. Depending upon the processor architecture the number of registers inside the register file can be varies. Here the design of 64 bit decode stage. This stage of the pipeline decodes the instruction fetched by the fetch stage. The decode stage also fetches register data from the register file and register the operand is transfer is decided by the five bit address. Now to generate the gate level netlist Synthesis is done on Xilinx ISE 13.1 by taking Virtex 4 FPGA with 4vfx12sf363 package with speed grade -12.After the synthesis the total memory usage is 200332 kilobytes and the number of bonded IOBs are 435. Decode stage are synthesized and targeted for Xilinx Virtex 4 FPGA and the results calculated for 64-bit decode stage improve the speed as compared to previous work done.

Authors and Affiliations

Ms. Kalpna Choudhary| ECED, Mewar University Gangrar Chittorgarh, Rajasthan, India, Ms. Manju Rani| Assistant Professor, ECED, Monad University, Hapur, India

Keywords

Related Articles

Reduce Scanning Process for Efficient Mining Tree in Association Rule Mining

The essential aspect of mining association rules is to mine the frequent patterns. Due to native difficulty it is impossible to mine complete frequent patterns from a dense database. FP-growth algorithm has been imple...

Study on Measuring the Quality of Work Life among Third Grade Employees in Naini Industrial AreaAllahabad Uttar Pradesh, India

This research paper based on measure the Quality of Work Life with the help of a self-developed measuring scale among the third grade employees of Naini Industrial Area from various Industries namely Baidyanath Ayurve...

Enhancement in Viscosity of Diesel by Using Chemical Additive

The effects of four different additives for viscosity enhancement of diesel were studied. Two different additive used are namely Ethylene-propylene copolymer, T-818C Copolymer of maleic acid ester, acrylic ester and v...

Data Aggregation Approach Using Neural Network in Wireless Sensor Networks

A wireless sensor network is one of the busiest networks because of multicast and broadcast network .In case of separate communication it gives high energy loss because there is requirement of some mechanism that can...

Creep Life Estimation of Low Pressure Reaction Turbine Blade

Steam turbine blades are the most important component of the thermal power plant. Most of the research work on creep estimation is done on the high pressure or intermediate pressure turbines blades. The main aim of th...

Download PDF file
  • EP ID EP8468
  • DOI -
  • Views 407
  • Downloads 22

How To Cite

Ms. Kalpna Choudhary, Ms. Manju Rani (2013). Design of 64-Bit Decode Stage for VLIW Processor Architecture. The International Journal of Technological Exploration and Learning, 2(1), 83-85. https://europub.co.uk/articles/-A-8468