Design of 64-Bit Decode Stage for VLIW Processor Architecture
Journal Title: The International Journal of Technological Exploration and Learning - Year 2013, Vol 2, Issue 1
Abstract
VLIW stands for Very Long Instruction Word. This Processor Architecture is based on parallel processing in which more than one instructions are executed in parallel. This architecture is used to increase the instruction throughput. So this is the base of the modern Superscalar Processors. Basically VLIW is a RISC Processor. The difference is it contains long instruction as compared to RISC. During the execution of the program the operands are stored in the General Purpose Register File. Register file is the combination of registers. Depending upon the processor architecture the number of registers inside the register file can be varies. Here the design of 64 bit decode stage. This stage of the pipeline decodes the instruction fetched by the fetch stage. The decode stage also fetches register data from the register file and register the operand is transfer is decided by the five bit address. Now to generate the gate level netlist Synthesis is done on Xilinx ISE 13.1 by taking Virtex 4 FPGA with 4vfx12sf363 package with speed grade -12.After the synthesis the total memory usage is 200332 kilobytes and the number of bonded IOBs are 435. Decode stage are synthesized and targeted for Xilinx Virtex 4 FPGA and the results calculated for 64-bit decode stage improve the speed as compared to previous work done.
Authors and Affiliations
Ms. Kalpna Choudhary| ECED, Mewar University Gangrar Chittorgarh, Rajasthan, India, Ms. Manju Rani| Assistant Professor, ECED, Monad University, Hapur, India
Keywords
Related Articles
- EP ID EP8468
- DOI -
- Views 417
- Downloads 22
An Empirical Study on Rewarding Performance to Improve the Quality of Faculty in Private Management Institution in Area of Greater Noida Region
Greater Noida had emerged as one of the leading education hubs in India. Management Education Institute has gained a tremendous popularity as it helps them in getting richly paying jobs, however lack in required perfo...
Ship Detection with Wireless Sensor Network
The main aim of this work is an Intrusion detection on the sea which is a critical surveillance problem for harbor protection, border security, and also the protection of business facilities, such as oil platforms and...
Compress Compound Images in H.264/MPGE-4 AVC by Using Compound Image Coding
Compound images are a combination of text, graphics and natural image. They present strong anisotropic features, especially on the text and graphics parts. These anisotropic features often render conventional compress...
IT Recovery for Business to Take Off
Enterprise information technology is changed rapidly and it has also become the integral part and become a strategic asset to business. New technology coming today and adoption of it are helping IT applications to run...
Design of 64-Bit Decode Stage for VLIW Processor Architecture
VLIW stands for Very Long Instruction Word. This Processor Architecture is based on parallel processing in which more than one instructions are executed in parallel. This architecture is used to increase the instructi...