Design of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter

Abstract

This paper presents the design and simulations results of a switched-capacitor discrete time Second order Sigma-Delta modulator used for a resolution of 14 bits Sigma-Delta analog to digital converter. The use of operational amplifier is necessary for low power consumption, it is designed to provide large bandwidth and moderate DC gain. With 0.35µm CMOS technology, the S? modulator achieves 86 dB dynamic range, and 85 dB signal to noise ratio (SNR) over an 80 KHz signal bandwidth with an oversampling ratio (OSR) of 88, while dissipating 9.8mW at ±1.5V supply voltage.

Authors and Affiliations

Radwene LAAJIMI , Mohamed MASMOUDI

Keywords

Related Articles

Personalized Recommender by Exploiting Domain based Expert for Enhancing Collaborative Filtering Algorithm :PReC

The large amount of information available on the internet initiated various Recommender algorithms to act as an intermediate between number of choices and internet users. Collaborative filtering is one of the most tradi...

Multi-Class Breast Cancer Classification using Deep Learning Convolutional Neural Network

Breast cancer continues to be among the leading causes of death for women and much effort has been expended in the form of screening programs for prevention. Given the exponential growth in the number of mammograms colle...

Improvisation of Security aspect of Steganographic System by applying RSA Algorithm

The applications accessing multimedia systems and content over the internet have grown extremely in the earlier few years. Moreover, several end users or intruders can simply use tools to synthesize and modify valuable i...

Churn Prediction in Telecommunication Using Data Mining Technology

Since its inception, the field of Data Mining and Knowledge Discovery from Databases has been driven by the need to solve practical problems. In this paper an attempt is made to build a decision support system using data...

Reducing Dimensionality in Text Mining using Conjugate Gradients and Hybrid Cholesky Decomposition

Generally, data mining in larger datasets consists of certain limitations in identifying the relevant datasets for the given queries. The limitations include: lack of interaction in the required objective space, inabilit...

Download PDF file
  • EP ID EP87080
  • DOI 10.14569/IJACSA.2012.031118
  • Views 85
  • Downloads 0

How To Cite

Radwene LAAJIMI, Mohamed MASMOUDI (2012). Design of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter. International Journal of Advanced Computer Science & Applications, 3(11), 108-114. https://europub.co.uk/articles/-A-87080