Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic System
Journal Title: International Journal for Research in Applied Science and Engineering Technology (IJRASET) - Year 2016, Vol 4, Issue 7
Abstract
Addition is a heavily used basic fundamental arithmetic operation that figures prominently in any digital logic system, digital signal processor, control system and scientific applications. Addition is a very hardware intensive subject and one as users are mostly concerned with getting low smaller area and higher speed. In ALU, adders play a major role not only in addition but it also performing many other basic arithmetic operations like subtraction, multiplication, etc. Hence, realization of an efficient adder is required for better performance of an ALU and therefore the processor. This paper presents the design of 32-bit Parallel Hybrid Adder architectures consists of Ripple Carry Adder, Carry Look Ahead Adder and Carry Select Adder. The time delay and area have been analyzed. Results will show the variation of area and speed for different designs. The designed adder consists of parallel implementation of 8-bit Ripple Carry Adder and 8-bit Carry Look Ahead Adder together to form 32-bit Parallel Hybrid Adder. The 32-bit Parallel Hybrid Adder is synthesized for XC3S1600 of Spartan-3E FPGAs implemented in 90nm technology.
Authors and Affiliations
Mr. Vaibhav V. Deshmukh, Dr. Nitiket N. Mhala
Keywords
Related Articles
- EP ID EP22376
- DOI -
- Views 227
- Downloads 4
Consolidated Identity Management System for Secure Mobile Cloud Computing
Privacy and security in cloud computing is an important concern for both the public and private sector. Cloud computing allows the use of internet-based services to support business process and rental of IT services on...
Estimation of Software Development Effort Using Back Propagation Neural Network for COCOMOII Dataset
Software cost estimation is an important phase in software development. It predicts the amount of effort and development time required to build a software system. It is one of the most critical tasks and an accurate est...
CP-ABE Secure Data Retrieval
Partitions in military environments such as a battlefield or a hostile region are likely to suffer from intermittent network connectivity. Disruption-tolerant network DTN technologies are true and easy solutions. DTN is...
Design and Implementation of Pyramidal Horn Antenna
This technical paper presents design and implementation of pyramidal horn antenna. Antenna is a transducer used to convert electrical signals into electromagnetic waves i.e. radio waves. Horn antenna supports wide range...
slugCognizant Accession Subservient to Deadline by Dint of Deadline Aware Search
To perceive provably optimal solutions in many applications of heuristic search insufficient time is available. We contemplate the contract search problem: finding the best solution possible within a given time limit us...