Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic System

Abstract

Addition is a heavily used basic fundamental arithmetic operation that figures prominently in any digital logic system, digital signal processor, control system and scientific applications. Addition is a very hardware intensive subject and one as users are mostly concerned with getting low smaller area and higher speed. In ALU, adders play a major role not only in addition but it also performing many other basic arithmetic operations like subtraction, multiplication, etc. Hence, realization of an efficient adder is required for better performance of an ALU and therefore the processor. This paper presents the design of 32-bit Parallel Hybrid Adder architectures consists of Ripple Carry Adder, Carry Look Ahead Adder and Carry Select Adder. The time delay and area have been analyzed. Results will show the variation of area and speed for different designs. The designed adder consists of parallel implementation of 8-bit Ripple Carry Adder and 8-bit Carry Look Ahead Adder together to form 32-bit Parallel Hybrid Adder. The 32-bit Parallel Hybrid Adder is synthesized for XC3S1600 of Spartan-3E FPGAs implemented in 90nm technology.

Authors and Affiliations

Mr. Vaibhav V. Deshmukh, Dr. Nitiket N. Mhala

Keywords

Related Articles

Maximum Power Point Tracking Control for PV Systems

The world has shifted to cleaner sources of energy to meet the growing demands of energy and to adhere to the sustainable development goals with environment protection as the top priority. Solar power is one such cleane...

Use of Almond Tree (Terminialia cattapa) Bark Powder for Adsorption of Methylene Blue, a Basic Dye from Aqueous Solutions

dsorption studies of methylene blue (MB) on Almond tree bark powder (ATBP) were carried out by batch experiments. The parameter studied includes initial dye concentration, adsorbent dose, pH, agitation time, agitation s...

Person Identification Technique Using Human Iris Recognition

The security is an important aspect in our daily life whichever the system we consider security plays vital role. The biometric person identification technique iris is well suited to be applied to access control and pro...

Ultra Energy Efficient Building’ For Housing Sector

Day by day the demand for electricity is increasing. With increasing population and industrialization, electricity consumption has been abruptly increased. The main source of today’s electricity generation is fossil fue...

Theoretical Study on Some of the Physical Properties of a Ceramic Material

In this paper I review the behavior of ceramics under impact load. Different kind of dynamic test have been analyzed to determine the mechanical properties of ceramic.

Download PDF file
  • EP ID EP22376
  • DOI -
  • Views 187
  • Downloads 4

How To Cite

Mr. Vaibhav V. Deshmukh, Dr. Nitiket N. Mhala (2016). Design of a High Speed 32-Bit Parallel Hybrid Adder for Digital Arithmetic System. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(7), -. https://europub.co.uk/articles/-A-22376