Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA

Abstract

Digital imaging is omnipresent today. In many areas, digitized images replace their analog ancestors such as photographs or X-rays. The world of multimedia makes extensive use of image transfer and storage. The volume of these files is very high and the need to develop compression algorithms to reduce the size of these files has been felt. The JPEG committee has developed a new standard in image compression that now also has the status of Standard International: JPEG 2000. The main advantage of this new standard is its adaptability. Whatever the target application, whatever resources or available bandwidth, JPEG 2000 will adapt optimally. However, this flexibility has a price: the JPEG2000 perplexity is far superior to that of JPEG. This increased complexity can cause problems in applications with real-time constraints. In such cases, the use of a hardware implementation is necessary. In this context, the objective of this paper is the realization of a JPEG2000 encoder architecture satisfying real-time constraints. The proposed architecture will be implemented using programmable chips (FPGA) to ensure its effectiveness in real time. Optimization of renormalization module and byte-out module are described in this paper. Besides, the reduction in computational steps effectively minimizes the time delay and hence the high operating frequency. The design was implemented targeting a Xilinx Virtex 6 and an Altera Stratix FPGAs. Experimental results show that the proposed hardware architecture achieves real-time compression on video sequences on 35 fps at HDTV resolution.

Authors and Affiliations

Taoufik Salem Saidani, Hafedh Mahmoud Zayani

Keywords

Related Articles

A Grammatical Inference Sequential Mining Algorithm for Protein Fold Recognition

Protein fold recognition plays an important role in computational protein analysis since it can determine protein function whose structure is unknown. In this paper, a Classified Sequential Pattern mining technique for P...

Multimodal Age-Group Recognition for Opinion Video Logs using Ensemble of Neural Networks

With the wide spread usage of smartphones and social media platforms, video logging is gaining an increasing popularity, especially after the advent of YouTube in 2005 with hundred millions of views per day. It has attra...

An Evolutionary Stochastic Approach for Efficient Image Retrieval using Modified Particle Swarm Optimization

Image retrieval system as a reliable tool can help people in reaching efficient use of digital image accumulation; also finding efficient methods for the retrieval of images is important. Color and texture descriptors ar...

Formal Analysis and Verification of Agent-Oriented Supply-Chain Management

Managing various relationships among the supply chain processes is known as Supply Chain Management (SCM). SCM is the oversight of finance, information and material as they move in the flow from different suppliers to ma...

Towards a Service-Based Framework for Environmental Data Processing

Scientists are confronted with significant data management problems due to the huge volume and high complexity of environmental data. An important aspect of environmental data management is that data, needed for a proces...

Download PDF file
  • EP ID EP259581
  • DOI 10.14569/IJACSA.2017.080621
  • Views 103
  • Downloads 0

How To Cite

Taoufik Salem Saidani, Hafedh Mahmoud Zayani (2017). Design of a High Speed Architecture of MQ-Coder for JPEG2000 on FPGA. International Journal of Advanced Computer Science & Applications, 8(6), 165-172. https://europub.co.uk/articles/-A-259581