Design Of A Rceat Architecture For Detecting Multi- Bit Error In RFID
Journal Title: International Journal of Research in Computer and Communication Technology - Year 2014, Vol 3, Issue 10
Abstract
Radio Frequency Identification (RFID) plays an important role in Warehouse Management, especially during the automatic identification of items. Unfortunately, a warehouse environment has electromagnetic interferences causing read failures in the RFID system. Here, we will considering networking environment, the cyclic redundancy check is widely utilized to determine whether error have been introduced during transmission over physical links. Cyclic redundancy check is extensively used for encoding and decoding communication channel burst errors, where a transient fault causes several adjacent data errors. In this method, the transmitter divides of the message by an agreed-upon polynomial called the generator and concatenates the calculated residue to the message. The receiver divides what it receives by the generator again. A zero residue indicates error-free transmission and a nonzero residue is interpreted as an error. In this paper, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. This paper presents a proposed Reliable and Cost Effective Anti-collision technique (RCEAT) or Radio Frequency Identification (RFID) Class 0 UHF tag. The RCEAT architecture consists of two main subsystems PreRCEAT and PostRCEAT. The proposed system is designed using Verilog HDL in FPGA SPARTAN 6 device, which has achieved a good validation. The system is simulated using Modelsim and synthesized using Xilinx Synthesis Technology.
Authors and Affiliations
Indugula Anusha Devi, B Bala Krishna, V N M Brahmanandam
Keywords
Related Articles
- EP ID EP28062
- DOI -
- Views 258
- Downloads 0
Modeling of Single-Phase Semi-Z-source Inverter
This paper presents several single-phase non-isolated semi-Z-source inverters for small distributed power generator in grid-connected applications with low cost and doubly grounded features. These semi-Z-source invert...
Design and Functional Verification of Four Way Set Associative Cache Controller
This project describes the design of a Cache Controller that will handle 32Kbyte 4 ways with 8word block size cache. A cache controller is a device that used to sequence the read and write of the cache storage array....
A New Heuristic Approach For Hide Valuable Information Of Organizations
Organizations accumulate and analyze customer data to pick up their services. Access Control Mechanisms(ACM) is used to make sure that only authorized information is on hand to users. Onthe other hand, sensitive info...
Methods To Enhance The Security And Embedding Capacity Of Steganography
The major requirement for most of the steganographic method is to improve the security to the hidden data and to enhance the amount of data that can be embedded into the cover medium. The paper mainly studies on the...
Data Stream Mining using Reinforcement Learning: A Survey
Large numbers of real world applications are producing continuous and large data streams for further analysis. Data stream mining is allowing users to extracts knowledge in the form of patterns or model from the cont...