Design of Energy Efficient Approximate Multiplier

Journal Title: GRD Journal for Engineering - Year 2018, Vol 3, Issue 0

Abstract

Multiplier is one of the arithmetic operations that are used in VLSI circuits. Approximate multiplier is designed by using half adder, full adder and 4-2 compressor. Approximate multiplier is used to reduce the logic gate count, power consumption, delay and it provides high speed output. Area and speed of approximate multiplier is efficient than the conventional multipliers. This adder is mainly used in DSP Application, Image Processing. The simulation result shows the low power consumption by using Xilinx ISE simulation tool.

Authors and Affiliations

J. Gayathri, S. Sowmiya, S. K. Soundriya Leela

Keywords

Related Articles

Application of the Fuzzy Logic Model for Prediction of the Monthly Evaporation Rate

Evaporation is the most influencing parameter of the hydrologic cycle and it is a key component playing an important role for development and the management of various water resource projects in arid/semi-arid climatic r...

Longitudinal Velocity Distribution in Straight and Curved Open Channels: A Model Study

This paper presents the experimental investigation regarding longitudinal velocity distribution in straight and curved reaches of an open channel. Extensive data has been collected in the laboratory flume with straight a...

OPTIMIZATION OF POWER USING CLOCK GATING

Clock gating is one among the most widespread circuit technique to scale back power consumption. Clock gating is sometimes done at the register transfer level (RTL).Automatic synthesis of clock gating in gate level has b...

Inverse Vehicle Dynamic Model of a Two Wheeler with Power Steering: A Graphical Approach

As the traffic is increasing day by day the chances of accidents are increased. These accidents are mostly happen due to human errors. Development of inverse dynamic controller necessary as it can replace the driver and...

High Efficiency Three Phase Transformer-Less MOSFET Inverter to Drive PMSM Motor

A project proposed a new high efficiency three phase transformer-less photovoltaic (PV) inverter by using super-junction MOSFETs as main power switches. Here fifteen level topologies have been implemented by using H-Brid...

Download PDF file
  • EP ID EP295335
  • DOI -
  • Views 93
  • Downloads 0

How To Cite

J. Gayathri, S. Sowmiya, S. K. Soundriya Leela (2018). Design of Energy Efficient Approximate Multiplier. GRD Journal for Engineering, 3(0), 67-72. https://europub.co.uk/articles/-A-295335