Design of Floating Point Arithmetic Logic Unit with Universal Gate

Abstract

A floating point arithmetic and logic unit design using pipelining is proposed. By using pipeline with ALU design, ALU provides a high performance. With pipelining plus parallel processing concept ALU execute multiple instructions simultaneously. Floating point ALU unit is formed by combination of arithmetic modules (addition, subtraction, multiplication, division), Universal gate module. Each module is divided into sub-module. Bits selection determines which operation takes place at a particular time. In this design of universal gate perform logical operation such as AND,OR,NOT,NOR,NAND operation also in this work area and delay parameter are reduces. The design is and validated using vhdl simulation in the xilinx13.1i software.

Authors and Affiliations

Shraddha N. Zanjat| Electronics (Communication) S. D. College of Engineering Wardha, India, Dr. S. D. Chede| Electronics and Telecommunication Engineering Om College of Engineering Wardha, India, Prof. B. J. Chilke| Electronics (Communication) S. D. College of Engineering Wardha, India

Keywords

Related Articles

A Survey on: Utilizing of Different Features in Web Behavior Prediction

with the growing popularity of the World Wide Web, A large number of users uses web sites in the world. There are many technique which have been widely used to represent and analyze user‘s navigational behavior (usa...

Experimental Investigations of CI Engine by using Different Blends of Neat Karanja Oil and Diesel at Different Injection Pressures

In the present Investigation experimental work has been carried out to analyze the performance characteristics of single cylinder compression ignition direct ignition fuelled with blends of neat Karanja oil and diesel...

An Empirical Study on Rewarding Performance to Improve the Quality of Faculty in Private Management Institution in Area of Greater Noida Region

Greater Noida had emerged as one of the leading education hubs in India. Management Education Institute has gained a tremendous popularity as it helps them in getting richly paying jobs, however lack in required perfo...

Scheduled Theoretical Restoration for Mining Immensely Partial Data Sets

Partial data sets have turn out to be just about ubiquitous in an extensive range of application fields. Mutual illustrations can be initiate in climate and image data sets, sensor data sets, and medical data sets. Th...

Circularly Polarized Coaxial Feed Microstrip Patch Antenna

this paper presents a novel compact, single feed, rectangular circularly polarized, Micro strip antenna for RADAR communication, point to point and multipoint wireless communication. The proposed antenna fed by 50Ω...

Download PDF file
  • EP ID EP8560
  • DOI -
  • Views 400
  • Downloads 28

How To Cite

Shraddha N. Zanjat, Dr. S. D. Chede, Prof. B. J. Chilke (2014). Design of Floating Point Arithmetic Logic Unit with Universal Gate. The International Journal of Technological Exploration and Learning, 3(3), 523-527. https://europub.co.uk/articles/-A-8560