Design of Floating Point Arithmetic Logic Unit with Universal Gate

Abstract

A floating point arithmetic and logic unit design using pipelining is proposed. By using pipeline with ALU design, ALU provides a high performance. With pipelining plus parallel processing concept ALU execute multiple instructions simultaneously. Floating point ALU unit is formed by combination of arithmetic modules (addition, subtraction, multiplication, division), Universal gate module. Each module is divided into sub-module. Bits selection determines which operation takes place at a particular time. In this design of universal gate perform logical operation such as AND,OR,NOT,NOR,NAND operation also in this work area and delay parameter are reduces. The design is and validated using vhdl simulation in the xilinx13.1i software.

Authors and Affiliations

Shraddha N. Zanjat| Electronics (Communication) S. D. College of Engineering Wardha, India, Dr. S. D. Chede| Electronics and Telecommunication Engineering Om College of Engineering Wardha, India, Prof. B. J. Chilke| Electronics (Communication) S. D. College of Engineering Wardha, India

Keywords

Related Articles

Study on Measuring the Quality of Work Life among Third Grade Employees in Naini Industrial AreaAllahabad Uttar Pradesh, India

This research paper based on measure the Quality of Work Life with the help of a self-developed measuring scale among the third grade employees of Naini Industrial Area from various Industries namely Baidyanath Ayurve...

An Automated Multi Sensored Green House Management

The main objective of our work is to design an automated agricultural system which is purely sensor based and economical as well as durable and with the best success rate which can manage everything without the human...

Ship Detection with Wireless Sensor Network

The main aim of this work is an Intrusion detection on the sea which is a critical surveillance problem for harbor protection, border security, and also the protection of business facilities, such as oil platforms and...

Low Power Nine-bit Sigma-Delta ADC Design Using TSMC 0.18micron Technology

In Sigma-Delta analog to digital conversion method, the input signal is represented by a sinusoidal signal of magnitude 1V at a signal band of 1MHz.The modulator is operated with ±1.8V supply voltage and a fixed over...

Robust Face Recognition under Difficult Lighting Conditions

This paper addresses the problem of illumination effects on Face recognition and works for an approach to reduce their effect on recognition performance. More broadly, a simple and efficient preprocessing chain that e...

Download PDF file
  • EP ID EP8560
  • DOI -
  • Views 444
  • Downloads 28

How To Cite

Shraddha N. Zanjat, Dr. S. D. Chede, Prof. B. J. Chilke (2014). Design of Floating Point Arithmetic Logic Unit with Universal Gate. The International Journal of Technological Exploration and Learning, 3(3), 523-527. https://europub.co.uk/articles/-A-8560