Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing

Abstract

Content Addressable Memory (CAM) offers high speed search function in single clock cycle. Due to its parallel matchline comparison, Content Addressable Memory power is hungry. In general CAM has three operation modes read, write, comparison. The comparison operation to perform n-input search data register into content addressable memory. The recent developments in the design of large capacity of content addressable memory. Thus robust design, high speed and low power Match-Line Sense Amplifiers are highly sought-after in CAM designs. In proposed system are introduced address search in memory location for sensing line, and matchline. A parity bit that reduces to sensing delay reduction. An effective gated power technique to reduce the peak and average power consumption. A feedback loop is employed to auto-turn off the matchline into power supply VDD. The gated power transistor px is controlled by a feedback loop denoted as power control which will automatically turn off once the voltage on the matchline reaches a certain voltage.

Authors and Affiliations

T. Sudalaimani, Mr. S. Muthukrishnan

Keywords

Related Articles

Solar Drying Of Ginger Using Cabinet Dryer & Periodic Tabulation of Data

Solar Energy is going to be one of the world’s latest energy trends. Now there are many advancements in solar energy techniques but still yet to be developed for better utilization of it. Actually due to variations in t...

Development Of An Optimized Hybrid System Based On PV And Biomass

enewable energy can be seen as one of the important prospect of today’s research, as it enlightens the lives of millions of people by fulfilling multiple necessities of their daily life and simultaneously overcomes the...

Rajeswari A. R, Kulothungan K, Ganapathy S, Kannan A

Mobile adhoc networks (MANET) are infrastructure less networks which provide multi-hop wireless links between nodes. The main applications of MANET in real time environment are military and emergency areas where the fix...

Efficient Implementation of 2D- DWT for Video Compression Using Bit Parallel Architecture

The Discrete wavelet transform (DWT) has gained widespread acceptance in signal processing and image compression. Because of their inherent multi-resolution nature, wavelet-coding schemes are especially suitable for ap...

Human Activity Recognition Using Gaussian Mixtures

Objective of recognizing human activity in the growing ubiquity and mobility of video data has emerged as one of the key research topic in computer vision and machine learning. This paper considers the inclusivity of la...

Download PDF file
  • EP ID EP19982
  • DOI -
  • Views 253
  • Downloads 4

How To Cite

T. Sudalaimani, Mr. S. Muthukrishnan (2015). Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19982