Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing

Abstract

Content Addressable Memory (CAM) offers high speed search function in single clock cycle. Due to its parallel matchline comparison, Content Addressable Memory power is hungry. In general CAM has three operation modes read, write, comparison. The comparison operation to perform n-input search data register into content addressable memory. The recent developments in the design of large capacity of content addressable memory. Thus robust design, high speed and low power Match-Line Sense Amplifiers are highly sought-after in CAM designs. In proposed system are introduced address search in memory location for sensing line, and matchline. A parity bit that reduces to sensing delay reduction. An effective gated power technique to reduce the peak and average power consumption. A feedback loop is employed to auto-turn off the matchline into power supply VDD. The gated power transistor px is controlled by a feedback loop denoted as power control which will automatically turn off once the voltage on the matchline reaches a certain voltage.

Authors and Affiliations

T. Sudalaimani, Mr. S. Muthukrishnan

Keywords

Related Articles

Analysis of Output DC Current Injection in 100kW grid connected VACON 8000 Solar inverter

Solar energy technologies have gained much importance in the recent scenario due to their ability to produce clean, reliable, useful power. Grid connected Photovoltaic system requires conversion from DC to AC to harness...

An Approach for Intrusion Detection using HoneyPots to Improve Network Security

For every consumer and business that is on the Internet, viruses, worms and crackers are a few security threats. There are the obvious tools that aid information security professionals against these problems such as ant...

Analysis of Reversible Data Hiding Efficiency of Images in Image Processing

Now a day data hiding has more attention in image processing field. Reversible data hiding has considerably new approach in image processing. Which allow original image to be completely recovered from marked image effic...

A Case Study To Understand The Feeding Strategy Of Some Selected Estuarine Copepods In Response To Mixed Phytoplankton Diet

A preliminary study was performed to understand the feeding preference of some selected estuarine copepod species and their response to mixed phytoplankton diet. Acartia erythraea Giesbrecht, Paracalanus indicus Wolfend...

Seismic Analysis & Design of Multistorey Steel Building

Steel is one of the most widely used material for building construction in the world .The inherent strength, toughness and high ductility of steel are characteristics that are ideal for seismic design. To utilize these...

Download PDF file
  • EP ID EP19982
  • DOI -
  • Views 256
  • Downloads 4

How To Cite

T. Sudalaimani, Mr. S. Muthukrishnan (2015). Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19982