Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing

Abstract

Content Addressable Memory (CAM) offers high speed search function in single clock cycle. Due to its parallel matchline comparison, Content Addressable Memory power is hungry. In general CAM has three operation modes read, write, comparison. The comparison operation to perform n-input search data register into content addressable memory. The recent developments in the design of large capacity of content addressable memory. Thus robust design, high speed and low power Match-Line Sense Amplifiers are highly sought-after in CAM designs. In proposed system are introduced address search in memory location for sensing line, and matchline. A parity bit that reduces to sensing delay reduction. An effective gated power technique to reduce the peak and average power consumption. A feedback loop is employed to auto-turn off the matchline into power supply VDD. The gated power transistor px is controlled by a feedback loop denoted as power control which will automatically turn off once the voltage on the matchline reaches a certain voltage.

Authors and Affiliations

T. Sudalaimani, Mr. S. Muthukrishnan

Keywords

Related Articles

Modified Reconfigurable CSD Fir Filter Design Using Look up Table

Memory based structures are used in many kind of digital signal processing (DSP) applications, such as which involve in multiplication with a fixed set of coefficients. Memory-based structures are better performance in...

Proper Diagnosis and Automation System for Detection of Malaria Infected Blood Cells in a Microscopic Images of a Blood

Malaria is a mosquito-borne disease mainly caused by the plasmodium parasites carried by a mosquito of Anopheles genus. Mainly there are five kinds of Plasmodium parasites namely plasmodium falciparum, plasmodium vivax,...

A Novel Water Marking Scheme Using Feature Selection technique using Particle of Swarm Optimization

Digital watermarking techniques play an important role in privacy protection and copyright protection for multimedia data. In current research trend various watermarking technique are available such as spatial watermark...

Generation of Electricity through Atmosphere

In the recent years, we all are facing electricity crisis. It’s time to harness the renewableenergy resources of the nature. This article presents discussion on the atmospheric electricity, which can be generated by uti...

A survey on feature extraction based on allograph technique

This survey describes the state of art of feature extraction based on allograph in the field of character recognition.It is based on extensive review of the literature on various definitions given by researchers on shap...

Download PDF file
  • EP ID EP19982
  • DOI -
  • Views 269
  • Downloads 4

How To Cite

T. Sudalaimani, Mr. S. Muthukrishnan (2015). Design of high speed low power Content Addressable Memory (CAM) using parity bit and gated power matchline sensing. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(3), -. https://europub.co.uk/articles/-A-19982