Design of High Speed VLSI Architecturefor 1-D Discrete Wavelet Transform
Journal Title: UNKNOWN - Year 2015, Vol 4, Issue 1
Abstract
The work presents an implementation of discrete wavelet transform (DWT) using systolic array architecture in VLSI. The architecture consists of filter unit, storage unit and control unit. This performs calculations of low pass and high pass coefficients by using only one multiplier. This architecture has been implemented and simulated using VLSI. The hardware utilization efficiency is more as compared to the referred due to the FBRA scheme. The systolic nature of this architecture corresponds to a clock speed of 19.27MHz for Coiflets1 wavelet as compared to other two wavelets. It has advantage for optimizing area and time. The architecture is modular and cascadable for one or multi-dimensional DWT.
Authors and Affiliations
Keywords
Related Articles
- EP ID EP339404
- DOI -
- Views 74
- Downloads 0
Edge Detection of an Image Based on Ant Colony Optimization Technique
"ACO is introduced to think about the image edge detection issues where the purpose is to evolve the edge information existing in the picture, since it is critical to understand the image’s content. The main mechanism of...
Approach of Data Security in Local Network Using Distributed Firewalls
Firewall is a device or set of instruments designed to permit or deny network transmissions based upon a set of rules and regulation is frequently used to protect networks from unauthorized access while permitting legiti...
Isolation and Identification of Enteric Pathogenic Bacteria in Kadinamkulam Estuary, Kerala
"Bacterial load in surface and bottom waters of, Kadinamkulam estuary, Trivandrum District was evaluated and the results are included in this paper. Bacterial components such as total viable count (TVC), total coliforms...
Design of a Computerized Inventory Management System for Supermarkets
Inventory is often the largest priced asset of a business after the fixed asset. Keeping the inventory also means keeping a tab on the realizable value, market value of all the stocks, stock in production and finished st...
Development of Rapid Cooking Green Gram for Fast Food Industry
"Rapid cooking green gram was developed according to two factor factorial design using three variables at two levels namely a leavening agent, method of soaking and method of freezing. 24 kg of clean green gram was taken...