Design of Least Complex S-Box and its Fault Detection for Robust AES Algorithm 

Abstract

Advanced Encryption Standard (AES) is the symmetric key standard for encryption and decryption. In this work, a 128-bit AES encryption and decryption using Rijndael Algorithm is designed and synthesized using verilog code. The fault detection scheme for their hardware implementation plays an important role in making the AES robust to the internal and malicious faults. In the proposed AES, a composite field S-Box and inverse S-Box is implemented using logic gates and divided them into five blocks. Any natural or malicious faults which defect the logic gates are detected using parity based fault detection scheme. For increasing the fault exposure, the predicted parities of each of the block S-box and inverse S-box are obtained. The multi-bit parity prediction approach has low cost and high error coverage than the approaches using single bit parities. The Field Programmable Gate Array (FPGA) implementation of the fault detection structure has better hardware and time complexities 

Authors and Affiliations

G. Alisha Evangeline , S. Krithiga, , J Jesu Mejula,

Keywords

Related Articles

A Comparative Study of Conditional Privacy Preservation Approaches in VANET’S  

Conditional Privacy preservation in VANETs (Vehicular Ad-hoc Networks) must be achieved in the sense that the user related privacy information, including the driver's name, the license plate, speed, position, and t...

An Enhanced and efficient mechanism to detect Sybil attack in Wireless Sensor Networks 

Wireless sensor networks are used for many different applications these days such as in environment applications, military applications, queue tracking, etc. In today’s scenario, security in WSN is one of the major iss...

Additional Band width Design with Adaptive Orthogonal Frequency Division multiplexing  

With the advent of new high data rate wireless applications, as well as growth of existing wireless services, demand for additional band width is rapidly increasing. A cognitive radio (CR) node is a radio device...

A Tailored Ontology Sculpt For Web Information Congregation 

As a sculpt for acquaintance explanation and exemplification, ontologies are extensively used to symbolize consumer profiles in tailored web information congregation. Conversely, when representing consumer profiles...

High Performance Computing: A Survey 

This paper surveys techniques used for high performance computing. High performance computing is used to develop machines which provide computing power like super computers. It concentrates on both software as well...

Download PDF file
  • EP ID EP162031
  • DOI -
  • Views 70
  • Downloads 0

How To Cite

G. Alisha Evangeline, S. Krithiga, , J Jesu Mejula, (2013). Design of Least Complex S-Box and its Fault Detection for Robust AES Algorithm . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 2(3), 1285-1290. https://europub.co.uk/articles/-A-162031