Design of low offset Dynamic Comparators for High speed ADC Architectures

Abstract

A Switched Dynamic Comparator proposed for a 4 bit 12 GS/s ADC solely attains the various requirements under Radio Astronomy. Here the Non-interleaved Full Flash ADC architecture overcomes the mismatches (phase skew error) in traditional Time Interleaved ADC’s using SDC with clock fs/2 followed by reducing the input capacitance. Also, the offset error voltage is cancelled by the Digital Background Calibration circuit.

Authors and Affiliations

Keerthana V, Thiruvalar Selvan P

Keywords

Related Articles

Optimal Sensor Placement Techniques in Structural Health Monitoring Using Various Optimization Criteria

Advanced engineering technologies are an emerging research area with multiple applications such as medical fields, home appliances, transportations, electrical systems, civil and mechanical systems, all manufacturing in...

Power Systems Load-Frequency Stability Using Fuzzy Logic-PI Controller

This paper presents the use of artificial intelligence (Fuzzy Logic Controller) to study the load frequency control of power system. The proposed fuzzy logic load frequency controller has been designed to improve the dy...

Study of Various Performance Parameters of Wire Electrical Discharge Machining For H11 Using Taguchi L16 Array

The main goals of wire electrical discharge machine manufacturers and users are to achieve a better stability and high productivity of the process with desired accuracy and minimum surface damage and experimentally stud...

A Novel Enhanced Image Denoising Algorithm Combining DWT and Curvelet Techniques with Image Fusion

Image denoising is a well-studied subject and used in a variety of applications from surveillance, satellite imagery to forensic sciences. This algorithm is aimed to achieve further knowledge and information to the subj...

A Grid Connected Multi Level Inverter Interfacing With Solar Power Generation

This paper proposes a new solar power generation system, which is composed of a DC/DC power converter and a new multi-level inverter. The DC/DC power converter integrates a DC-DC boost converter and a transformer to con...

Download PDF file
  • EP ID EP20921
  • DOI -
  • Views 253
  • Downloads 5

How To Cite

Keerthana V, Thiruvalar Selvan P (2015). Design of low offset Dynamic Comparators for High speed ADC Architectures. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(6), -. https://europub.co.uk/articles/-A-20921