Design of low offset Dynamic Comparators for High speed ADC Architectures

Abstract

A Switched Dynamic Comparator proposed for a 4 bit 12 GS/s ADC solely attains the various requirements under Radio Astronomy. Here the Non-interleaved Full Flash ADC architecture overcomes the mismatches (phase skew error) in traditional Time Interleaved ADC’s using SDC with clock fs/2 followed by reducing the input capacitance. Also, the offset error voltage is cancelled by the Digital Background Calibration circuit.

Authors and Affiliations

Keerthana V, Thiruvalar Selvan P

Keywords

Related Articles

Feature Based Opinion Analysis of Chinese Mobile Reviews

Sentiment analysis also termed as opinion mining is a systematic process to identifying quantifying and subjective information. This domain mainly focus on the on-line reviews and different user generated content is a v...

Determination of Soil Compaction Levels by Agricultural Machinery in Cultivated Fields Using Dynamic Cone Penetrometer.

The increasing soil degradation due to soil compaction may be linked to the increase in weight of agricultural machinery, in the more use of machinery even under unfavourable soil conditions and to poor crop rotation. T...

Simulation Development of Linux Firewall

Open-source systems are not going to replace offerings from commercial vendors. They do, however, offer an increasingly viable alternative. Open-source solutions should be evaluated side-by-side with commercial as part...

Android Beam

Android Beam is a Near Field Communication (NFC) implementation that allows two Android mobile devices to transfer data between each other. Android Beam is a feature of the Android mobile operating system to allow data...

Study Soil Pollution Spectrum In and Around Industrial Areas of District Shahdol (M.P.) India

Soil pollution is the contamination of soil with harmful substances that can adversely affect the quality of the soil and the health of those living on it. Pollution can be the result of an accident or carelessness, or...

Download PDF file
  • EP ID EP20921
  • DOI -
  • Views 286
  • Downloads 5

How To Cite

Keerthana V, Thiruvalar Selvan P (2015). Design of low offset Dynamic Comparators for High speed ADC Architectures. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(6), -. https://europub.co.uk/articles/-A-20921