Design of low offset Dynamic Comparators for High speed ADC Architectures

Abstract

A Switched Dynamic Comparator proposed for a 4 bit 12 GS/s ADC solely attains the various requirements under Radio Astronomy. Here the Non-interleaved Full Flash ADC architecture overcomes the mismatches (phase skew error) in traditional Time Interleaved ADC’s using SDC with clock fs/2 followed by reducing the input capacitance. Also, the offset error voltage is cancelled by the Digital Background Calibration circuit.

Authors and Affiliations

Keerthana V, Thiruvalar Selvan P

Keywords

Related Articles

slugAcoustic Echo Cancellation by Adaptive Combination of Normalized Sub band Adaptive Filters by Using Stochastic Gradient Algorithm

Acoustic echo is a common occurrence in today’s telecommunication systems. It occurs when an audio source and sink operate in full duplex mode; an example of this is a hands-free loudspeaker telephone. In this situation...

Image Enhancement of DICOM Lung Cancer

lung cancer images have the ability to help detecting on disease caused by cells normal growth. During this study we will deal with DICOM images which have a standard for medical imaging. Its purpose is to standardize d...

Detection of Epileptic Seizures and Efficient DeNoising In Speech-Auditory Brain Waves

EEG measures the brain activity. EEG signals are combination of the signals i.e, pure EEG and artifacts. The presence of these noises introduces spikes and results in signal distortion. The Electroencephalogram (EEG) si...

An Improvement of Replication

Multi-processors must work,In this position paper, we disconfirm the understanding of the lookaside buffer. We disconfirm not only that 802.11 mesh networks and the memory bus are always incompatible, but that the same...

Energy Preserving Reliable Trust Management Model for Wireless Sensor Networks

trust models offer defense process for wireless sensor networks. Research is being performed on trust models. Present research is being considered only for communication conduct for calculating belief values and it is n...

Download PDF file
  • EP ID EP20921
  • DOI -
  • Views 249
  • Downloads 5

How To Cite

Keerthana V, Thiruvalar Selvan P (2015). Design of low offset Dynamic Comparators for High speed ADC Architectures. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(6), -. https://europub.co.uk/articles/-A-20921