DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA

Abstract

The addition of two binary numbers is the most fundamental and widely used arithmetic operation. This operation is used in microprocessors, digital signal processors, data processing application specific integrated circuits and many more. ETA (Error Tolerant Adder) is an efficient adder which speeds up binary addition. There is a huge improvement in the power and speed when we use an ETA. For increasing the speed and decreasing the power dissipation, we use the logic that in an adder circuit the delay appears mainly because of the carry propagation and also there is a lot of power dissipation. Design of ETA is done using backend tool under real time simulation conditions and then compares the performance of the ETA in terms of accuracy, delay and power consumption with that of conventional adders. The proposed architecture is then implemented using FPGA.

Authors and Affiliations

LIBYA THOMAS

Keywords

Related Articles

BIOMETRIC BASED ATTENDANCE REGISTRATION AND CONSOLIDATION SYSTEM USING RASPBERRY PI3 AND AMAZON WEB SERVER

Conventionally, in schools and colleges, attendance is taken by the teacher by calling students names or roll numbers, mark his or hers presence or absence in the attendance register. Later attendance is fed into a com...

MOBILE ADHOC NETWORKS SECURITY CHALLENGES: A SURVEY

MANET is a kind of Adhoc network with mobile, and wireless nodes. Because of its distinct features like dynamic topology, hop-by-hop communications and easy and quick setup, MANETs encountered lots of challenges allego...

SOLAR ENERGY DRIVEN MOSQUITO REPELLER SYSTEM USING ARDUINO UNO

Mosquitoes and other insects are harmful for humans as they can cause many diseases which are harmful for human health. In order to avoid the mosquitoes, people use chemical repellents which affect the environment adve...

NO EROSION CRITERION FOR GRANULAR FILTERS BASED ON CONSTRICTION SIZE – AN EXPERIMENTAL STUDY

Filters are provided in embankments in order to arrest the eroded soil particles that are carried by the seepage water .Current design method of graded filters was developed by Terzaghi which is based on the particle s...

ANN MODEL OF WASTEWATER TREATMENT PROCESS

In this work, total solids reduction process was numerically modeled with response surface methodology (RSM) and Artificial neural network (ANN) models. The experimental data was used for training these models. Amplitu...

Download PDF file
  • EP ID EP46247
  • DOI 10.34218/IJARET.10.1.2019.009
  • Views 272
  • Downloads 0

How To Cite

LIBYA THOMAS (2019). DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA. International Journal of Advanced Research in Engineering and Technology, 10(1), -. https://europub.co.uk/articles/-A-46247