DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA

Abstract

The addition of two binary numbers is the most fundamental and widely used arithmetic operation. This operation is used in microprocessors, digital signal processors, data processing application specific integrated circuits and many more. ETA (Error Tolerant Adder) is an efficient adder which speeds up binary addition. There is a huge improvement in the power and speed when we use an ETA. For increasing the speed and decreasing the power dissipation, we use the logic that in an adder circuit the delay appears mainly because of the carry propagation and also there is a lot of power dissipation. Design of ETA is done using backend tool under real time simulation conditions and then compares the performance of the ETA in terms of accuracy, delay and power consumption with that of conventional adders. The proposed architecture is then implemented using FPGA.

Authors and Affiliations

LIBYA THOMAS

Keywords

Related Articles

A REVIEW ON CHALLENGES AND SUSTAINABLE APPROACH FOR THE MUNICIPAL SOLID WASTE MANAGEMENT IN KOKRAJHAR TOWN

A huge quantity of MSW is generated in Kokrajhar town as compare to its growth rate of population. The open dumping and open burning of solid waste in Kokrajhar town pose a threat to vital components of environment and...

CRITICAL MANUFACTURING PROCESS IN TYRE MANUFACTURING INDUSTRY: A CASE STUDY OF THE INDIAN SSES

Indian tyre industry is adopting new technologies for improving its products to sustain in the global competition. The main focus is to develop efficient and durable tyres at affordable price by finding the most critic...

SITE SUITABILITY ANALYSIS FOR URBAN DEVELOPMENT USING GIS BASE MULTICRITERIA EVALUATION TECHNIQUE IN NAVI MUMBAI, MAHARASHTRA, INDIA

During the planning of urban area economic and social factor are considered. Future growth of economic depends on infrastructure development and utility. Finding an appropriate site for development in the hilly area fa...

IDENTIFICATION OF GROUND WATER RECHARGE POTENTIAL ZONE FOR WATERSHED USING GIS AND REMOTE SENSING

This study is aimed to identify the groundwater recharge potential zones, to be used for better and improved groundwater resources. The thematic layers considered in this study are geomorphology, soil, land use-land co...

CONSIGNMENT INVENTORY SIMULATION MODEL FOR SINGLE VENDOR-MULTI BUYERS IN A SUPPLY CHAIN

The focus on the studies of supply chain management has been increasing in recent years among academics as well as practitioners. In this paper, we present an extendable multi agent supply chain simulation model for co...

Download PDF file
  • EP ID EP46247
  • DOI 10.34218/IJARET.10.1.2019.009
  • Views 277
  • Downloads 0

How To Cite

LIBYA THOMAS (2019). DESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA. International Journal of Advanced Research in Engineering and Technology, 10(1), -. https://europub.co.uk/articles/-A-46247