Design of Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process

Abstract

This paper presents an energy efficient successive-approximation-register (SAR) analog-todigital converter (ADC) for biomedical applications.For low-power applications designer needs to come up with a compromise among speed, resolution and speed power.To reduce energy consumption, a charge redistribution technique is used along with auto zero technique for comparator offset cancellation.The power consumptions of the capacitive digital-to-analog converter (DAC), latch comparator, and digital control circuit of the proposed ADC are lower than those of a conventional SAR ADC.ADC is designed in 0.18μm CMOS technology in such a way that the total power is minimized while medium sampling rate and 8 bit resolution are achieved.

Authors and Affiliations

RVNR Suneel Krishna, Aleti Shankar

Keywords

Related Articles

Mobile Ad Hoc Networks Authentication Using NPV Method.

NPV (neighbour position verification) method is companionable with security architectures counting the ones that havebeen projected for vehicular networks whichsymbolize a likely deployment environment for NPV.Such a...

High Performance of Fault Detection And Correction Technique Using Difference Set Codes For Memory Applications

The advanced combination technologies made it possible for accessing any device so fast that within a portion of seconds the job can be performed. Now days fast memories exists everywhere during accessing if any erro...

SecSDLC: A Practical Life Cycle Approach for Cloud-based Information Security

Cloud computing services offer significant benefits to information technology (IT) systems such as reduced cost and shorter implementation time compared to traditional IT environments. However, the cloud multitenancy...

Intelligent Database System-Ontology for a Better Database System

With monumental stress on the huge databases of ever increasing data available not only with the standalone systems but with the networks and internet all loaded with Everest size mountains of huge terabytes of infor...

Securing SMS-based approach for two factor authentication

Nowadays most of the institution faces a huge problem related to security. Most of the institution uses the traditional way to provide authentication. That means most them are use passwords as an authentication mechan...

Download PDF file
  • EP ID EP27637
  • DOI -
  • Views 288
  • Downloads 4

How To Cite

RVNR Suneel Krishna, Aleti Shankar (2013). Design of Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process. International Journal of Research in Computer and Communication Technology, 2(8), -. https://europub.co.uk/articles/-A-27637