Design of Low Power Vedic Multiplier Based on Reversible Logic

Apply

Design of Low Power Vedic Multiplier Based on Reversible Logic

Journal Title: International Journal of engineering Research and Applications - Year 2017, Vol 7, Issue 3

Abstract

Reversible logic is a new technique to reduce the power dissipation. There is no loss of information in reversible logic and produces unique output for specified inputs and vice-versa. There is no loss of bits so the power dissipation is reduced. In this paper new design for high speed, low power and area efficient 8-bit Vedic multiplier using Urdhva Tiryakbhyam Sutra (ancient methodology of Indian mathematics) is introduced and implemented using Reversible logic to generate products with low power dissipation. UT Sutra generates partial product and sum in single step with less number of adders unit when compare to conventional booth and array multipliers which will reduce the delay and area utilized, Reversible logic will reduce the power dissipation. An 8-bit Vedic multiplier is realized using a 4-bit Vedic multiplier and modified ripple carry adders. The proposed logic blocks are implemented using Verilog HDL programming language, simulation using Xilinx ISE software.

Authors and Affiliations

Sagar . , K Suresh Babu

Keywords

Rainfall data analysis in Yerraguntla Mandal, Y.S.R District, A.P

The precipitation is the most important factor in both the climate and the hydrological cycles. The amount of rainfall in a region affects the availability of a region's water resources. The daily rainfall data for twent...

Role and Review of Problem Diagnostic Techniques in Strengthening of Foundations: A Case Study of Southern Half of Gorakhpur City in U.P.

Almost all low rise buildings suffer with movement /distress as a result of moisture /water table variation in the soil, characteristic changes in existing soil around and below foundation due to flood/earthquake ultimat...

EP ID EP390347
DOI 10.9790/9622- 0703027378.
Views 184
Downloads 0