Design of Low Power Vedic Multiplier Based on Reversible Logic

Abstract

Reversible logic is a new technique to reduce the power dissipation. There is no loss of information in reversible logic and produces unique output for specified inputs and vice-versa. There is no loss of bits so the power dissipation is reduced. In this paper new design for high speed, low power and area efficient 8-bit Vedic multiplier using Urdhva Tiryakbhyam Sutra (ancient methodology of Indian mathematics) is introduced and implemented using Reversible logic to generate products with low power dissipation. UT Sutra generates partial product and sum in single step with less number of adders unit when compare to conventional booth and array multipliers which will reduce the delay and area utilized, Reversible logic will reduce the power dissipation. An 8-bit Vedic multiplier is realized using a 4-bit Vedic multiplier and modified ripple carry adders. The proposed logic blocks are implemented using Verilog HDL programming language, simulation using Xilinx ISE software.

Authors and Affiliations

Sagar . , K Suresh Babu

Keywords

Related Articles

Key Issues And Challenges with Web Crawlers

Due to the current size of the Web and its dynamic nature, building an efficient search mechanism is very important. A vast number of web pages are continually being added every day, and information is constantly changin...

The Family Of Four, Five And Sixmembers Block Hybrid Simpson’s Methods For Solution Of Stiff Ordinary Differential Equations

In this research work,the construction of two-step hybrid block Simpson’s methods with two, threeand four offgrid points for the solutions of first order stiff systems of ordinary differential equations (ODEs) in studied...

Biogas Production Potentials Of Cassava Peels Co-Digested With Yam Peels Using A Batch Reactor At Meshophilic Temperature

Sustainable energy sources are considered to be a pre-requisite for the development of human and global prosperity. The mono-digestion of farm residues is considered to have a lower biogas potential than codigestion. Thi...

Impact of Initialization shapes on the Performance ofWaveform Optimization

This paper aims to examine the effect of initialization for the shape of waveform that can be used in multicarrier systems such asOrthogonal Frequency-Division Multiplexing (OFDM) and Filter Bank Multi-Carrier (FBMC)for...

Download PDF file
  • EP ID EP390347
  • DOI 10.9790/9622- 0703027378.
  • Views 186
  • Downloads 0

How To Cite

Sagar . , K Suresh Babu (2017). Design of Low Power Vedic Multiplier Based on Reversible Logic. International Journal of engineering Research and Applications, 7(3), 73-78. https://europub.co.uk/articles/-A-390347