Design of Multioutput High Speed Adder Using Domino Circuit

Abstract

Dynamic gates have been excellent choice in the design of high-performance modules such as full adders, subtractors, multipliers, registers, multiplexers and comparators in modern microprocessors. However, the main drawback of dynamic gates is their relatively low noise margin compared to that of standard static logic gates. Traditionally, this problem has been resolved by employing a PMOS keeper transistor in the pull up network that compensates for the sub threshold leakage current of the pull-down NMOS network. In this paper, a new Multioutput ripple carry adder is designed using a technique called current comparison based domino circuit. In this method, a single current mirror circuit is used to track threshold voltage variation in dynamic node. This technique also reduces parasitic capacitance on the dynamic node.

Authors and Affiliations

K. Rajasri, S. Kalpana

Keywords

Related Articles

Smart Waste Management System

Due to increasing population, modernization, people move from one place to another and way of life are expanding well. The present garbage system available in India is fully done by humans. But now in our project we hav...

A Short Review on Water Quality and Its Treatment

Recent research reports have underlined reverse osmosis (RO) as the most optimized technology for water desalination related applications. However, implementing this technology to seawater desalination and other water s...

slugBehavior of Fly Ash at Different Mix Ratios with Plastic Recycled Polymers

Fly ash is a waste produced from burning of coals in thermal power stations. The staggering increase in the production of fly ash and its disposal in an environment friendly manner is increasingly becoming a matter of g...

Experimental Study on Fibre Reinforced High Volume Fly Ash Concrete for RCC Construction

Road projects in future have to be environmental friendly and cost effective apart from being safe so that society at large is benefited by the huge investments made in the infrastructure projects. To achieve this, comp...

QOS Improved Load Balancing Framework for Wireless Networks

Quality-of-service (QoS) is very important issues in load balancing and task scheduling process in distributed network system. The non-efficient load balancing and task scheduling algorithm decreases Quality-of-service...

Download PDF file
  • EP ID EP21232
  • DOI -
  • Views 253
  • Downloads 5

How To Cite

K. Rajasri, S. Kalpana (2015). Design of Multioutput High Speed Adder Using Domino Circuit. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 3(9), -. https://europub.co.uk/articles/-A-21232