Design of Parallel Advanced Encryption Standard (AES) Algorithm

Abstract

The Advanced Encryption Standard (AES) is today’s key data encryption standard for protecting data, but the implementation of high-speed AES encryption engine needs a large number of hardware resources. In this paper, design a low-cost and parallel AES crypto core using Rijndeal Algorithm for secure communication. AES is a symmetric-key algorithm which process data in block of 128 bits using key expansion module which uses key scheduling. Here we proposed a new parallel AES core engine and designed and implemented a fast data encryption and decryption. Experimental results prove that this implementation of AES encryption algorithm provides ultimate secrecy of the encryption key, much faster speed compared to software implementation and higher throughput.

Authors and Affiliations

Rutarth Rajeshbhai Patel, Sahdev Dharamshibhai Kanjariya, Jay Bharatbhai Dabhi

Keywords

Related Articles

Improving Performance Among Client-Server For Continuous Distributed Interactive Applications

In today’s situation consumers mainly use the network as an interactive medium for multimedia entertainment and communication purpose. In the entertainment arena, new applications involve multiple users participating...

Target Tracking Problem in Mobile Sensor Networks

Target Tracking became a challenging task for the researchers in sensor networks, where it dictates the accuracy of a targets position and is measured. This paper discussed the target tracking problem in a mobile sen...

Minimizing Network Overhead In MANET Using Elliptic Curve Cryptography

In this paper, we propose and implement a new intrusion-detection system with ECC Algorithm specially designed for MANETs. The self-configuring ability of nodes in MANET made it popular among critical mission applica...

Wi-Fi Based Smart Energy Meter

Home automation is fast popularity nowadays. An automatic remote meter-reading system based on Wi-Fi is presented in this paper can be considered as a part of home automation. The Energy data collection system is a ve...

Low Power Adiabatic Complementary Pass Transistor Logic for Sequential Circuit

The VLSI circuit design with extremely low energy dissipation is our approach which uses Adiabatic concept. Adiabatic logic is an attractive low power approach by restricting the currents to flow across devices with...

Download PDF file
  • EP ID EP28169
  • DOI -
  • Views 262
  • Downloads 2

How To Cite

Rutarth Rajeshbhai Patel, Sahdev Dharamshibhai Kanjariya, Jay Bharatbhai Dabhi (2015). Design of Parallel Advanced Encryption Standard (AES) Algorithm. International Journal of Research in Computer and Communication Technology, 4(3), -. https://europub.co.uk/articles/-A-28169