DESIGN OF RISC PROCESSOR USING VHDL

Journal Title: International journal of research -GRANTHAALAYAH - Year 2016, Vol 4, Issue 6

Abstract

The aim of the paper is to design a 16-bit RISC processor. It is having five stage pipelining which is designed using VHDL. RISC processors have a unique feature called pipelining. Pipelining is used to make processor faster. In Pipelining instruction cycle is divided into parts so that more than one instruction can be operated in parallel. Number of instructions are designed for this processors. Multiplier is also designed using ADD instruction. Proposed instructions are simulated using Xilinx ISE 13.1i. The processor is synthesized using Spartan- 3A XC3S50A XILINX Tool.

Authors and Affiliations

Keywords

Related Articles

SURVEY ON DESIGN OF PATIENT BLOOD PRESSURE MONITORING SYSTEM USING SECURE IOT

Blood Pressure Monitoring using sensor and cloud technology, Personal biological readings such as blood pressure are collected by sensor networks device from patients at homes and will be transmitted to cloud and get tre...

SURVEY ON E-FINGERPRINT TICKET

Earlier work has demonstrated that when going in a transport the installment accomplished for ticket is with money .The transport ticket has such an installment figure which makes the voyager or the conductor shy of cash...

EFFECT OF GLASS BEAD AND ZEOLITE IN CONCRETE UNDER HIGH TEMPERATURE

The paper presents the impact of high temperature on concrete with glass bead and zeolite in its mixture. It is desired to reduce the concrete surface temperature when it is exposed to high temperature. In this study, di...

PHYSICO-CHEMICAL MONITORING OF LAKE WATER DURING IDOL IMMERSION

The present study concerns on physicochemical monitoring of the water quality nature and the extent of pollution in lake due to idol immersion. Pre-immersion and post immersion samples were collected from lake and analyz...

EFFECTS OF MECHANICALLY STABILIZED GRADED ASSORTED COARSE-GRAINED SOILS IN THE PERFORMANCE OF UNPAVED ROAD: A CASE STUDY IN GOFFA ZONE, SAWLA AREA

Road network development in Ethiopia is booming, radiating from Addis Ababa towards NorthSouth directions, and East-West directions, due to the good economic growth of the country. However, there are challenges always fa...

Download PDF file
  • EP ID EP211380
  • DOI 10.5281/zenodo.56647
  • Views 82
  • Downloads 0

How To Cite

(2016). DESIGN OF RISC PROCESSOR USING VHDL. International journal of research -GRANTHAALAYAH, 4(6), 131-138. https://europub.co.uk/articles/-A-211380