Design Of Ternary Arithmetic Circuits Using QDGFET

Abstract

This paper presents a novel design of ternary arithmetic circuits like half-adder and multiplier using quantum dot field effect transistors. Due to the change in threshold voltage over the range QDGFETs produce one intermediate state between two normal stable ON and OFF states. Moreover ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to produce three states (FALSE, UNKNOWN, TRUE), and also reduces the number of interconnects and chip area and increases efficiency. In this paper we have proposed novel circuit design of half-adder and multiplier based on ternary logic QDGFETs. Increased number of states in QDGFETs will increases the number of bit handling capacity in the device.

Authors and Affiliations

Shah Jay, Prof. Satish Narkhede

Keywords

Related Articles

An Improved Performance of MANET using AODV Protocol for Black Hole Detection

Routing attacks have been identified for single path routing in wireless ad hoc networks. The effects of routing attacks on multipath routing have not been addressed so far. In this paper, an approach have been propo...

Design Of Ternary Arithmetic Circuits Using QDGFET

This paper presents a novel design of ternary arithmetic circuits like half-adder and multiplier using quantum dot field effect transistors. Due to the change in threshold voltage over the range QDGFETs produce one i...

An Efficient Parallel Processing Technique For Large Text Files

Now a days the data was increasing rapidly because of heterogeneous resources. The data that is useful for large organisations will required large number of computing resources for processing large data sets. there a...

Detection of DDos Attack using HCIF Algorithm in Cloud Computing

Cloud Computing is an emerging buzzword in the IT industry and offers three types of services as Software as a Service (SaaS), Infrastructure as a Service (IaaS) and Platform as a Service (PaaS). To launch a coordinat...

An Energy Balanced Routing Method Based On Adaptive Heed for Wireless Sensor Networks

We present a protocol, HEED (Hybrid Energy-Efficient Distributed clustering), that periodically selects cluster heads according to a hybrid of the node residual energy and a secondary parameter, such as node proximit...

Download PDF file
  • EP ID EP28186
  • DOI -
  • Views 252
  • Downloads 2

How To Cite

Shah Jay, Prof. Satish Narkhede (2015). Design Of Ternary Arithmetic Circuits Using QDGFET. International Journal of Research in Computer and Communication Technology, 4(4), -. https://europub.co.uk/articles/-A-28186