Design Of Ternary Arithmetic Circuits Using QDGFET

Abstract

This paper presents a novel design of ternary arithmetic circuits like half-adder and multiplier using quantum dot field effect transistors. Due to the change in threshold voltage over the range QDGFETs produce one intermediate state between two normal stable ON and OFF states. Moreover ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to produce three states (FALSE, UNKNOWN, TRUE), and also reduces the number of interconnects and chip area and increases efficiency. In this paper we have proposed novel circuit design of half-adder and multiplier based on ternary logic QDGFETs. Increased number of states in QDGFETs will increases the number of bit handling capacity in the device.

Authors and Affiliations

Shah Jay, Prof. Satish Narkhede

Keywords

Related Articles

Privacy Preserving using Slicing Technique

Privacy Preserving on microdata publishing different anonymization techniques named as generalization and bucketization have been proposed. In generalization amount of information loses on high-dimensional data. Buc...

Design of Energy Efficient Logic Using Adiabatic Technique

With the adiabatic switching approach, the circuit energies are conserved rather than dissipated as heat. Depending on the application and the system requirements, this approach can be used to reduce the power dissip...

Leakage Estimation in DFT-based Channel Estimator for OFDM by using Minimum Mean Square Estimator

For high data rate communication with the required Quality of Service (QoS) in 3G and 4G systems, Orthogonal Frequency Division Multiplexing (OFDM) is proposed. We present a novel discrete Fourier transform (DFT)-bas...

Image Edge Detection Using Improved Ant Colony Optimization Algorithm

Image processing is a method to convert an image into digital form and perform some operations on it, in order to get an enhanced image or to extract some useful information from it. Image edge detection is the one of...

Detecting Misbehaving Node In Ad-Hoc Network By Audit Mechanism

The purpose of this project is to detect misbehaving nodes and isolate them in order to make successful message forwarding in ad-hoc networks. In this project we are trying to find the node which does not forward the...

Download PDF file
  • EP ID EP28186
  • DOI -
  • Views 266
  • Downloads 2

How To Cite

Shah Jay, Prof. Satish Narkhede (2015). Design Of Ternary Arithmetic Circuits Using QDGFET. International Journal of Research in Computer and Communication Technology, 4(4), -. https://europub.co.uk/articles/-A-28186