Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques

Abstract

The factors which affect the need of low power design is the rising of leakage current, scaling of technologies and large power dissipation in high performance computing systems. Due to aggressive scaling of devices, leakage current is increasing to an inevitable extent and the efforts have been made to propose an optimized circuit to reduce the power consumption. In this paper, we have proposed a 6T Memristor based SRAM and 7T Memristor based SRAM by employing sleep transistor stacking technique. The outcome has resulted in optimization of leakage current and power dissipation by 16.82% and 45% respectively. At 45 nm technologies, impact of process parameter variations largely affects the proposed circuit. In this paper, the effects and remedies of process parameter variations have also been discussed, explored and elaborated. The results have been validated and compared with the standard results. The simulation results have been carried out in Cadence Virtuoso 45nm technology.

Authors and Affiliations

Vishwas Mishra and Shalini Singh

Keywords

Related Articles

A Research on Perception of Working Women Employees to Work-Life Balance

Today’s workforce encompasses a wide variety of employees with specific needs and resources when it comes to balancing work and life roles. The phrase ‘work-life balance’ has become a bit of a buzz phrase within the work...

A Multidimensional Corporate Social Responsibility Study

This paper intends to contribute to a better understanding of the corporate social responsibility (CSR) in Portuguese Small and Medium Enterprises (SME) . In the Portuguese context, where SME represent the majority of co...

The Views on Happiness: A Dialectic Approach

In the era of commercialization and industrialization, people work day and night to survive in the market. In the struggle of survival, they forget the real meaning of the life. They measure everything in terms of the mo...

Servant Leadership: The Leadership Style for Teachers

Leadership in schools has started assuming increased importance in schools across the globe. Effective leadership in schools is crucial for improving school outcomes, school culture and for influencing the motivations an...

Shift from Basel II to Basel III – A Reporting Perspective on Indian Banking Sector

Environment in which a modern commercial bank operates is impacted by multifaceted issues which render the risk management an inevitable activity for the commercial banks. As the primary business of a commercial bank inv...

Download PDF file
  • EP ID EP195890
  • DOI -
  • Views 82
  • Downloads 0

How To Cite

Vishwas Mishra and Shalini Singh (2016). Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques. International Journal of Computational Engineering and Management IJCEM, 19(2), 1-4. https://europub.co.uk/articles/-A-195890