Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques

Abstract

The factors which affect the need of low power design is the rising of leakage current, scaling of technologies and large power dissipation in high performance computing systems. Due to aggressive scaling of devices, leakage current is increasing to an inevitable extent and the efforts have been made to propose an optimized circuit to reduce the power consumption. In this paper, we have proposed a 6T Memristor based SRAM and 7T Memristor based SRAM by employing sleep transistor stacking technique. The outcome has resulted in optimization of leakage current and power dissipation by 16.82% and 45% respectively. At 45 nm technologies, impact of process parameter variations largely affects the proposed circuit. In this paper, the effects and remedies of process parameter variations have also been discussed, explored and elaborated. The results have been validated and compared with the standard results. The simulation results have been carried out in Cadence Virtuoso 45nm technology.

Authors and Affiliations

Vishwas Mishra and Shalini Singh

Keywords

Related Articles

Software Reliability

Unreliability of any product comes due to the failures or presence of faults in the system. As software does not “wear-out” or “age”, as a mechanical or an electronic system does, the unreliability of software is primari...

A Novel Message Driven Local Repair Algorithm for MANET

Mostly MANET is used for emergency situation like disaster management which has the task of supplying QoS in an effort to provide the right information to the right place at the right time. In this scenario with the capa...

The Intellectual Capital Engine for Organizational Governance and Sustainability: A Theoretical Inquiry and Path Analysis

Purpose : The purpose of this paper is to review the international literature in the historical and current context of intellectual capital (IC) to leverage it from a third-dimension. This is approached through a big...

Influence of Political and Cultural Factors on Education in Kenya: Approaches to Build Competencies

Education has received considerable attention worldwide; however, its low success rate in Kenya both in terms of quality and quantity warrants further investigation. The purpose of this study is to examine the impact of...

An Improved Chaotic Bat Algorithm for Solving Integer Programming Problems

Bat Algorithm is a recently-developed method in the field of computational intelligence. In this paper is presented an improved version of a Bat Meta-heuristic Algorithm, (IBACH), for solving integer programming problems...

Download PDF file
  • EP ID EP195890
  • DOI -
  • Views 90
  • Downloads 0

How To Cite

Vishwas Mishra and Shalini Singh (2016). Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques. International Journal of Computational Engineering and Management IJCEM, 19(2), 1-4. https://europub.co.uk/articles/-A-195890