Design Optimization of Memristor Based 6T and 7T SRAM Cells using Sleep transistor at Nanoscale Techniques
Journal Title: International Journal of Computational Engineering and Management IJCEM - Year 2016, Vol 19, Issue 2
Abstract
The factors which affect the need of low power design is the rising of leakage current, scaling of technologies and large power dissipation in high performance computing systems. Due to aggressive scaling of devices, leakage current is increasing to an inevitable extent and the efforts have been made to propose an optimized circuit to reduce the power consumption. In this paper, we have proposed a 6T Memristor based SRAM and 7T Memristor based SRAM by employing sleep transistor stacking technique. The outcome has resulted in optimization of leakage current and power dissipation by 16.82% and 45% respectively. At 45 nm technologies, impact of process parameter variations largely affects the proposed circuit. In this paper, the effects and remedies of process parameter variations have also been discussed, explored and elaborated. The results have been validated and compared with the standard results. The simulation results have been carried out in Cadence Virtuoso 45nm technology.
Authors and Affiliations
Vishwas Mishra and Shalini Singh
Keywords
Related Articles
- EP ID EP195890
- DOI -
- Views 84
- Downloads 0
Marketing Communication Strategies of Public and Private Sector Banks- A Comparative Analysis
Marketing Communication becomes increasingly necessary in today’s competitive environment. It becomes mandatory for the banks to think seriously about how they can compete effectively with other financial institutions. T...
Multilevel Framework of ICT for Improvement in Public Distribution System for Developing Countries
Some developing countries are facing severe problems now days which are hindering their speed of development and future prospects. There is unrest in citizens for public institutions due to corruption, less accountabilit...
Changing Role of Test Manager in Changing Situations
According to analyst Nelson Hall, the global testing services market was $8.4bn in 2011, and although 2012 is expected to be flat, it predicts an average 9% growth every year over the next five years. Amidst of these...
Rail to Rail Operational Amplifier for Sample & Hold Circuit in Pipeline ADC
The papers presents a 1V rail to rail operational amplifier that has been used as a unity gain buffer in the sample and hold circuit for 1V 10 bit 1Msps pipeline ADC in 0.18µm technology. An open loop architecture is cho...
Named Entity Recognition for Telugu Language
Named entity recognition (NER) is a subtask of information extraction that seeks to locate and classify elements in text into predefined categories such as names of persons, locations, organizations, date, measures etc;...