DSP Based Digit Serial Architecture

Abstract

This paper presents a systematic unfolding transformation technique to transform bit-serial architectures into equivalent digit-serial ones. The novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit-serial architectures. Bit-serial systems process one bit of a word or sample in a clock cycle. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and may require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach, where multiple bits of a sample are processed in a single clock cycle. The number of bits processed in one clock cycle in the digit-serial systems is referred to as the digit-sire; the digit size can be any arbitrary integer (the digit size was restricted to be a divisor of word-length in the past adhoc designs). We present digit-serial implementation of two's complement adders and multipliers. Unfolding of multiple-rate operations (such as interpolators and decimators) is also presented.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

Related Articles

Analytical Study on PNG image transfer on Bluetooth piconet with respect to Nodes and Time taken

The PNG image is the another one basic image format in digital world that is a enhance version of GIF, the limitation of GIF is, it is support only 256 colors and the PNG support true color, here we are going to presen...

QUANTIFICATION OF AGILITY OF A SUPPLY CHAIN USING FUZZY LOGIC

We focus on the issue of performance evaluation in supply chains, in particular the concept of “Agility”. All parameters of agility can be qualitatively judged in linguistic terms. We specifically target the problem of...

Police observations of the durable and temporary spatial division of residential burglary

This paper seeks to explore police perception of the spatial distribution of residential burglary over different time periods. Using a survey of police department across three police basic command units (BCUs), it exam...

Construction of Mixed Sampling Plans Indexed Through Six Sigma Quality Levels with Chain Sampling Plan-(0,1) as Attribute Plan

Six Sigma is a concept, a process, a measurement, a tool, a quality philosophy, a culture and a management strategy for the improvement in the system of an organization, in order to reduce wastages and increase the pro...

POWER QUALITY IMPROVEMENT USING PWM VOLTAGE REGULATOR

In this present paper, stress has been laid upon the present scenario of power quality in every grid. With more and more use of non linear electrical loads instead of linear loads, we get increased efficiency with redu...

Download PDF file
  • EP ID EP26586
  • DOI -
  • Views 370
  • Downloads 8

How To Cite

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar (2012). DSP Based Digit Serial Architecture. International Journal of Engineering, Science and Mathematics, 2(3), -. https://europub.co.uk/articles/-A-26586