DSP Based Digit Serial Architecture

Abstract

This paper presents a systematic unfolding transformation technique to transform bit-serial architectures into equivalent digit-serial ones. The novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit-serial architectures. Bit-serial systems process one bit of a word or sample in a clock cycle. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and may require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach, where multiple bits of a sample are processed in a single clock cycle. The number of bits processed in one clock cycle in the digit-serial systems is referred to as the digit-sire; the digit size can be any arbitrary integer (the digit size was restricted to be a divisor of word-length in the past adhoc designs). We present digit-serial implementation of two's complement adders and multipliers. Unfolding of multiple-rate operations (such as interpolators and decimators) is also presented.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

Related Articles

A Study on the Job Stress in Association with Personal Attributes of University Employees in Nepal

The study attempts to examine the association of the perceived job stress with some demographic, economic and job attributes of the university employees in Nepal. The analysis of data collected from the sample of 44 em...

Challenges and Opportunities of Technology Transfer Management

Today, technology has become so rich that many of the developing countries can , t even afford to have all the facilities, It is admitted that these changes and takeovers affected economical, industrial, security, tech...

HANDLING OF SYNCHRONIZED DATA USING JAVA/J2EE

This paper proposes use of a Vector Data Structure mechanism for Human Resource Management System over the Web Application. Array is the static memory allocation. It allocates the memory for the same data type in seque...

STRATEGIC ANALYSIS OF an MFI (Microfinance Institution): A Case Study

This case is about YVU Microfin, an MFI (Micro Finance Institution) which has been engaged in Micro Finance activities for the last 15 years. Manipur is an industrially backward state having more than 70% people living...

Software Metrics- Usability and evaluation of software Quality

This research explains the results of a conducted study at consultancy of “usability”. This research about usability provides that the performance of the usability activities is very much profitable within a software d...

Download PDF file
  • EP ID EP26586
  • DOI -
  • Views 377
  • Downloads 8

How To Cite

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar (2012). DSP Based Digit Serial Architecture. International Journal of Engineering, Science and Mathematics, 2(3), -. https://europub.co.uk/articles/-A-26586