DSP Based Digit Serial Architecture

Abstract

This paper presents a systematic unfolding transformation technique to transform bit-serial architectures into equivalent digit-serial ones. The novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit-serial architectures. Bit-serial systems process one bit of a word or sample in a clock cycle. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and may require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach, where multiple bits of a sample are processed in a single clock cycle. The number of bits processed in one clock cycle in the digit-serial systems is referred to as the digit-sire; the digit size can be any arbitrary integer (the digit size was restricted to be a divisor of word-length in the past adhoc designs). We present digit-serial implementation of two's complement adders and multipliers. Unfolding of multiple-rate operations (such as interpolators and decimators) is also presented.

Authors and Affiliations

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar

Keywords

Related Articles

Deep web Data Integration Approach Based on Schema and Attributes Extraction of Query Interfaces

The deep web is becoming a collection of informative resource unlike the conventional web information that allow retrieval of the contents into the Deep Web only accessible through source query interfaces. However, the...

MEASURING QUANTITATIVE MAINTAINABILITY OF CONCEPTUAL MODEL FOR RE-ENGINEERING PROCESS

The purpose of this proposed research is to measure quantitative maintainability of the conceptual model. The International Organization for Standardization / International Electrotechnical Commission (ISO/IEC) has def...

A COMPARATIVE STUDY OF DIFFERENT FAULT DIAGNOSTIC METHODS OF POWER TRANSFORMER USING DISSOVED GAS ANALYSIS

Dissolved Gas Analysis is an important analysis for fault diagnosis and condition monitoring of power transformer. The various technique such as conventional methods, Artificial Intelligence, Artificial Neural network,...

SELECTION OF MIXED SAMPLING PLAN WITH SINGLE SAMPLING PLAN AS ATTRIBUTE PLAN INDEXED THROUGH (MAPD, MAAOQ) AND (MAPD, AOQL)

This paper presents the procedure for the construction and selection of the mixed sampling plan using MAPD as a quality standard and MAAOQ as a measure for outgoing quality with the single sampling plan (SSP) as attrib...

QUANTIFICATION OF AGILITY OF A SUPPLY CHAIN USING FUZZY LOGIC

We focus on the issue of performance evaluation in supply chains, in particular the concept of “Agility”. All parameters of agility can be qualitatively judged in linguistic terms. We specifically target the problem of...

Download PDF file
  • EP ID EP26586
  • DOI -
  • Views 378
  • Downloads 8

How To Cite

Ms. P. J. Tayade and Dr. Prof. A. A. Gurjar (2012). DSP Based Digit Serial Architecture. International Journal of Engineering, Science and Mathematics, 2(3), -. https://europub.co.uk/articles/-A-26586