Dynamic Power Reduction of Digital Circuits by Clock Gating

Abstract

In this paper we have presented clock gating process for low power VLSI (very large scale integration) circuit design. Clock gating is one of the most quite often used systems in RTL to shrink dynamic power consumption without affecting the performance of the design. One process involves inserting gating requisites in the RTL, which the synthesis tool translates to clock gating cells in the clock-path of a register bank. This helps to diminish the switching activity on the clock network, thereby decreasing dynamic power consumption within the design. Due to the fact the translation accomplished via the synthesis tool is solely combinational; it is referred to as combinational clock gating. This transformation does not alter the behavior of the register being gated.

Authors and Affiliations

Varsha Dewre, Rakesh Mandliya

Keywords

Related Articles

Cooling and heating loads in residential buildings in Kuwait

The aim of this paper is to estimate cooling load calculations, and will be presented for a one story villa with a basement, which is located in Kuwait (Adan), under Kuwait’s design conditions at 3:00 Pm solar time. Desi...

Segmentation Based Denoising of Color Images using Morphological Operation

The proposed method breaks the color image into its individual color component and then fuzzy filter based canny Edge detection technique is applied. This technique depends on the fuzzy rule-based system using 2 X 2 wind...

Hybridization of desalination processes

The aim of any new or improved technique in the water production technology may concentrate in water quality , production rates and coasts of production .In this paper we will talk about the hybridization of desalination...

Recuperating the Packet Drops and Network Traffic problems from Flow Control Headaches

Congestion control in profoundly used merged networks running requesting applications. In this paper, proactive congestion administration plans for Clos networks are portrayed and assessed. The key thought is to move the...

Mass Attenuation Coefficients Of Rare Earth Oxides And Rare Earth Elements At Energies 42.0 Kev And 59.54 KeV.

The mass attenuation coefficients were measured using gamma ray spectrometry based on NaI(Tl) scintillation detector at various energies with good collimated geometrical setup, in the gamma ray spectrometer with multicha...

Download PDF file
  • EP ID EP391006
  • DOI 10.9790/9622-0704050911.
  • Views 143
  • Downloads 0

How To Cite

Varsha Dewre, Rakesh Mandliya (2017). Dynamic Power Reduction of Digital Circuits by Clock Gating. International Journal of engineering Research and Applications, 7(4), 9-11. https://europub.co.uk/articles/-A-391006