Effective Estimation of Peak-Power for a Testable Digital Circuit 

Abstract

Peak power corresponds to the highest value of instantaneous power measured during testing. The peak power generally determines the thermal and electrical limits of the circuit and the system packaging requirements. High peak power in only one clock cycle can be an issue if it results in a significant ground bounce or an IR-drop phenomenon that causes a memory element to lose its state and the test procedure to unnecessarily fail. Tools for evaluating the worst-case peak-power consumption of sequential circuits are strongly required by designers of low-power circuits. Previously proposed methods search for the initial state and the couple of vectors with maximum consumption, without exploiting the information on the reachable state set during the power estimation process. This paper shows that this can lead to significant underestimation of the maximum power consumption, and proposes an algorithm for overcoming this drawback.  

Authors and Affiliations

M. Radha Ran , G. Rajesh Kumar , A. Karna Rao

Keywords

Related Articles

A Maintainability Estimation Model and Metrics for Object-Oriented Design (MOOD)  

Maintainability is that phase which may help the designer for improving the quality of the software system before deliver to a customer. This paper uses a multivariate linear model, which estimates the maintainabil...

Detecting Sequence Number Collector Problem in Black Hole Attacks in AODV Based Mobile Adhoc Networks 

Mobile Ad-hoc Network (MANET) is an autonomous system, where nodes/stations are connected with each other through wireless links. MANETs are highly vulnerable to attacks due to the open medium, dynamically changing...

Data Hiding in Color Images Using Modified Quantization Table 

With the rapid growth of of internet and wireless networks, information security becomes significant to protect e-commerce and personal privacy. Data Hiding is an important issue for information security.There has...

A Framework for Email Clustering and Automatic Answering Method (Formal Approach)  

T- The mail-box consisting of number of emails in which many attributes or files are existing in a single email and hence they can be considered as a database. It is not easy to find out the important email or me...

Study of Wireless Optical CDMA LAN in Indoor Environment 

In this paper we present a deeper view on the methods and the application considered in wireless Optical Code Division Multiple Access (OCDMA) systems. The high cost of reconfiguring and maintaining in wired networ...

Download PDF file
  • EP ID EP125844
  • DOI -
  • Views 87
  • Downloads 0

How To Cite

M. Radha Ran, G. Rajesh Kumar, A. Karna Rao (2012). Effective Estimation of Peak-Power for a Testable Digital Circuit . International Journal of Advanced Research in Computer Engineering & Technology(IJARCET), 1(7), 125-129. https://europub.co.uk/articles/-A-125844