EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2014, Vol 12, Issue 5

Abstract

Most of the algorithms which are used in DSP, image and video processing, computer graphics, vision and high performance supercomputing applications require multiplication and matrix operation as the kernel operation.In this paper, we propose Efficient FPGA based matrix multiplication using MUX and Vedic multiplier. The 2x2, 3x2 and 3x3 MUX based multipliers are designed. The basic lower order MUX based multipliers are used to design higher order MxN multipliers with a concept of UrdhvaTiryakbyham Vedic approach. The proposed multiplier is used for image processing applications. It is observed that the device utilization and combinational delay are less in the proposed architecture compared to existing architectures.

Authors and Affiliations

satish s bhairannawar, Raja K B, Venugopal K R, L M Patnaik

Keywords

Related Articles

Gaming Concepts for Tackling Societal Challenges: A Preliminary Survey and Analysis

Governments, and to a certain extent non-governmental organizations, around the world have to continuously deal with complex and dynamic societal challenges. One approach that has gained increasing popularity over the la...

Mobility Impact on MANET Routing Protocols In Grid Networks

Mobile Ad-Hoc Networks (MANETS) is a collection of wireless mobile nodes that are able to dynamically form a temporary network without any aid from fixed infrastructure or centralized administration due to no wired backb...

Performance Evaluation of Image Enhancement Techniques in Spatial and Wavelet Domains

Denoising is one of the important tasks in image processing. Despite the significant research conducted on this topic, the development of efficient denoising methods is still a compelling challenge. In this paper, spatia...

Noncommutative analogue of Diffie-Hellman protocol in matrix ring over the residue ring

Abstract. Classical Diffie-Hellman protocol of the key establishment was the basis of the development of several key exchange protocols. But this protocol is not secure and it is not protected against the “man in the m...

Model-Based Tool-Assistance for Packet-Filter Design and its Future

Firewall is a device that secure the private network from unauthorized access. Model based  tool assistance  facilitate the design task and has contribute to the correctness of the filters. But the model based tool ass...

Download PDF file
  • EP ID EP650430
  • DOI 10.24297/ijct.v12i5.2915
  • Views 86
  • Downloads 0

How To Cite

satish s bhairannawar, Raja K B, Venugopal K R, L M Patnaik (2014). EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 12(5), 3452-3463. https://europub.co.uk/articles/-A-650430