EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER

Journal Title: INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY - Year 2014, Vol 12, Issue 5

Abstract

Most of the algorithms which are used in DSP, image and video processing, computer graphics, vision and high performance supercomputing applications require multiplication and matrix operation as the kernel operation.In this paper, we propose Efficient FPGA based matrix multiplication using MUX and Vedic multiplier. The 2x2, 3x2 and 3x3 MUX based multipliers are designed. The basic lower order MUX based multipliers are used to design higher order MxN multipliers with a concept of UrdhvaTiryakbyham Vedic approach. The proposed multiplier is used for image processing applications. It is observed that the device utilization and combinational delay are less in the proposed architecture compared to existing architectures.

Authors and Affiliations

satish s bhairannawar, Raja K B, Venugopal K R, L M Patnaik

Keywords

Related Articles

IDENTIFICATION AND IMPLEMENTATION OF DESIGN PATTERNS IN MOBILE BANKING

The aim of this paper is to develop a mobile banking system using design patters that provides customers with the facility to check their accounts and to do online transactions using mobile phones. There are various numb...

Steganography: Securing Message in wireless network

Steganography is the process of hiding a secret message with in a cover medium. However eavesdropper may guess the embedding algorithm like least significant bit (LSB) replacement of Chan et al, 2004; Wang et al, 2001; W...

Microfinance as Employment Generation Tool (Case Study of Pakistan 2001-02 to 2010-11)

The objective of this study is to know the contributions of Micro finance towards employment development through generating employment opportunities to the alit class of urban and rural community. For this purpose quanti...

A New Approach to Solve Mixed Constraint Transportation Problem Under Fuzzy Environment

The present paper attempts to obtain the optimal solution for the fuzzy transportation problem with mixed constraints. In this paper, authors have proposed a new innovative approach for obtaining the optimal solution of...

EXTENDING THE VISUAL CRYPTOGRAPHY ALGORITHM USING IMAGE WATERMARKING TECHNIQUE

Visual cryptography is a secret information sharing technique which shares the information in the form of images. It generates noise-like random pixels on share images to hide secret information which on overlay decrypt...

Download PDF file
  • EP ID EP650430
  • DOI 10.24297/ijct.v12i5.2915
  • Views 88
  • Downloads 0

How To Cite

satish s bhairannawar, Raja K B, Venugopal K R, L M Patnaik (2014). EFFICIENT FPGA BASED MATRIX MULTIPLICATION USING MUX AND VEDIC MULTIPLIER. INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY, 12(5), 3452-3463. https://europub.co.uk/articles/-A-650430