Energy-Aware Duty Cycle Scheduling for Efficient Data Collection in Wireless Sensor Networks
Journal Title: International Journal of Advanced Research in Computer Engineering & Technology(IJARCET) - Year 2013, Vol 2, Issue 2
Abstract
Wireless sensor networks include a large number of wireless Sensor nodes to gather the information from its environment. These sensor nodes for various applications are usually designed to work in conditions where it may not be possible to recharge or replace the batteries of the nodes. So the energy is a very precious resource for sensor nodes and communication overhead has to be minimized. All these constraints make the design of data communication protocols a challenging task. Recently, many routing protocols have been developed for Wireless Sensor Networks to improve its performance by overcoming constraints like Residual Energy, Communication Time, Communication Overhead and Energy Consumption. From the experimental studies it is revealed that our approach provides better energy efficient routing scheme when compared to L-PEDAP which outperforms the other recent protocols like PEDAP, PEDAP-PA and EESR in terms of Resource Utilization, Bandwidth and Communication Reliability. Our approach provides a duty cycle scheduling scheme so that the energy dissipation of the nodes could be minimized. The simulation results shows that this approach also provide a better Network Partition Time (NPT) and First Node Failure (FNF).
Authors and Affiliations
Jerrin T John , S. R. Jino Ramson
Keywords
Related Articles
- EP ID EP162038
- DOI -
- Views 48
- Downloads 0
New techniques to enhance FPGA based system security
Field Programmable Gate Arrays (FPGAs) are used as a primary element for various applications like aero-space, automotive, military etc which require them to operate in different types of environments. Security of...
Designing Authentication for Wireless Communication Security Protocol
Security is considered an important issue for mobile communication systems. In particular, the design of authentication mechanisms has received considerable research interest recently. However, most of the curren...
Design of Area Efficient High Speed Parallel Multiplier Using Low Power Technique on 0.18um technology
Based on the simplification of the addition operations in a low-power bypassing-based multiplier, a low-cost low-power bypassing-based multiplier is proposed. Row-bypassing multiplier, column-bypassing multiplier and bru...
Implementation of Matched Filter Based DSSS Digital GPS Receiver
The Global Positioning System (GPS) is a satellite-based radio navigation system made up of a network of 24 satellites placed in an orbit by the US Department of Defense. GPS was originally intended for military applicat...
Design of WLAN RF front end LNA for Noise & Gain Improvement
The design of a Low Noise Amplifier (LNA) in Radio Frequency (RF) circuit requires the trade-off many importance characteristics such as gain, Noise Figure (NF), stability, power consumption and complexity).In this...