Exploiting the Role of Hardware Prefetchers in Multicore Processors

Abstract

The processor-memory speed gap referred to as memory wall, has become much wider in multi core processors due to a number of cores sharing the processor-memory interface. In addition to other cache optimization techniques, the mechanism of prefetching instructions and data has been used effectively to close the processor-memory speed gap and lower the memory wall. A number of issues have emerged when prefetching is used aggressively in multicore processors. The results presented in this paper are an indicator of the problems that need to be taken into consideration while using prefetching as a default technique. This paper also quantifies the amount of degradation that applications face with the aggressive use of prefetching. Another aspect that is investigated is the performance of multicore processors using a multiprogram workload as compared to a single program workload while varying the configuration of the built-in hardware prefetchers. Parallel workloads are also investigated to estimate the speedup and the effect of hardware prefetchers. This paper is the outcome of work that forms a part of the PhD research project currently in progress at NED University of Engineering and Technology, Karachi.

Authors and Affiliations

Hasina Khatoon, Shahid Mirza, Talat Altaf

Keywords

Related Articles

Performance Optimization of the Multi-Pumped Raman Optical Amplifier using MOICA

In order to achieve the best gain profile for multi pump distributed Raman amplifiers in Wavelength Division Multiplexing (WDM) transmission systems, the power and wavelength of pumps, the type of pumping configuration a...

Synergies of Advanced Technologies and Role of VANET in Logistics and Transportation

In Intelligent Transport Systems (ITS), Vehicular Ad-hoc Network (VANET) is one of key wireless technologies, which helps in managing road safety, traffic efficiency, fleet, logistics and transportation. The objective of...

Extracting Code Resource from OWL by Matching Method Signatures using UML Design Document

Software companies develop projects in various domains, but hardly archive the programs for future use. The method signatures are stored in the OWL and the source code components are stored in HDFS. The OWL minimizes the...

Overview of Service and Deployment Models Offered by Cloud Computing, based on International Standard ISO/IEC 17788

Cloud Computing offers services over the Internet to support business processes, based on deployment models and service, meet business requirements in an efficient and cost-effective. A general context of the types of se...

Automatic Conditional Switching (ACS), an Incremental Enhancement to TCP-Reno/RTP to Improve the VoIPv6 Performance

In this research work an Automatic Conditional Switching Protocol (ACSP) is proposed, which is a conditional switching method between Delay based TCP-Reno and RTP (Real-Time Transport Protocol). It is a delay constrained...

Download PDF file
  • EP ID EP98648
  • DOI 10.14569/IJACSA.2013.040622
  • Views 94
  • Downloads 0

How To Cite

Hasina Khatoon, Shahid Mirza, Talat Altaf (2013). Exploiting the Role of Hardware Prefetchers in Multicore Processors. International Journal of Advanced Computer Science & Applications, 4(6), 157-167. https://europub.co.uk/articles/-A-98648