Exploring the self reconfiguration of FPGA: design flow, architecture and performance
Journal Title: International Journal on Computer Science and Engineering - Year 2011, Vol 3, Issue 4
Abstract
Run-time partial reconfiguration of programmable hardware devices can be applied to enhance many applications in high-end embedded systems, particularly those that employ recent platform FPGAs. Partial Reconfigurable FPGAs allow tasks to be placed and removed dynamically at runtime. These reconfigurable systems have a 2-layer hardware and software architecture that permits a variety of different interfaces. Further, these systems enable self-reconfiguration under software control through a reconfiguration hardware interface called Internal Configuration Access Port (ICAP). In this paper, experiments are conducted in order to evaluate the design complexity and reconfiguration latency of self reconfiguration. The results show that the main goal of self reconfiguration is to shorten the reconfiguration time while not degrading the performance of the final design.
Authors and Affiliations
Mohamed Nidhal Krifa , Bouraoui Ouni , Abdellatif Mtibaa
Keywords
Related Articles
- EP ID EP124317
- DOI -
- Views 121
- Downloads 0
SERVICE ORIENTED APPLICATION IN AGENT BASED VIRTUAL KNOWLEDGE COMMUNITY
With the availability of the Internet, virtual communities are proliferating at an unprecedented rate. Indepth understanding of virtual community dynamics can help us to address critical organizational and information sy...
Architecture for efficiently streaming stored video using TCP
Abstract : TCP (Transmission Control Protocol) with its wellestablished congestion control mechanism is the prevailing transport layer protocol for non-real time data in current IP (Internet Protocol) networks. It would...
Performance Comparison of Common Table Expressions and Cursors
This paper compares the performance of common table expressions and cursors when implemented for complex queries. Cursor enables traversal of records in a database. Cursors can also be called as “Iterators”, as it perfor...
Global Chaos Synchronization of Hyperchaotic Lorenz and Hyperchaotic Chen Systems by Adaptive Control
In this paper, we apply adaptive control method to derive new results for the global chaos synchronization of identical hyperchaotic Lorenz systems (2007), identical hyperchaotic Chen systems (2010) and non-identical hyp...
Optimizing Live Digital Evidence Mining Using Structural Subroutines of Apriori Algorithm
The Scope and Complexity of the Internet has grown exponentially. This growth has made digital forensic investigation a very challenging task. Even the modest intra-organizational networks have sufficient network traffic...