Fair Round Robin: A Low Complexity Packet Scheduler with Proportional and Worst-Case Fairness

Abstract

Round robin arbiter (RRA) is a critical block in nowadays designs. It is widely found in System-on-chips and Network-on-chips. The need of an efficient RRA has increased extensively as it is a limiting performance block. In this paper,we deliver a comparative review between different RRA architectures found in literature. We also propose a novel efficient RRA architecture. The FPGA implementation results of the previous RRA architectures and our proposed one are given, that show the improvements of the proposed RRA.

Authors and Affiliations

D. Amsa, K. K. Senthilkumar

Keywords

Related Articles

Enhancement of Lifetime Using Network Coding and Duty Cycle at Wireless Sensor Network

Network lifetime is a critical issue in Wireless Sensor Networks (WSNs). In which, a large number of sensor nodes communicate together to perform a predetermined sensing task. In such networks, the network life time dep...

Minimization of Voltage Sag/Swell by Simultaneous Controlling Of Active and Reactive Powers in UPQC-S

This paper aims at presenting the new concept of controlling active and reactive powers simultaneously (complex power) with the help of the series inverter of UPQC, introduced and termed as UPQC-S. The new proposed conc...

Design and Implementation of Intelligent Controller for a Continuous Stirred Tank Reactor System

All the industrial process applications require the solutions of a specific chemical strength of the chemicals or fluids considered for analysis. Continuous Stirred Tank Reactor (CSTR) is one of the common used reactors...

Design of a three stage led driver for street lighting application

Now a day’s light emitting diodes are widely used in industrial as well as domestic applications due to their long life, mercury free, low maintenance cost etc., As a result high number of topologies for supplying LED s...

slugA Survey on Image Matching Techniques

The matching is a difficult task in model based object recognition system because images do not present perfect data, noise and occlusion. Several image matching techniques have been developed to find logos from the rea...

Download PDF file
  • EP ID EP21827
  • DOI -
  • Views 221
  • Downloads 5

How To Cite

D. Amsa, K. K. Senthilkumar (2016). Fair Round Robin: A Low Complexity Packet Scheduler with Proportional and Worst-Case Fairness. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 4(3), -. https://europub.co.uk/articles/-A-21827