Fault Injection and Test Approach for Behavioural Verilog Designs using the Proposed RASP-FIT Tool

Abstract

Soft-core processors and complex Field Pro-grammable Gate Array (FPGA) designs are described as an algorithmic manner, i.e. behavioural abstraction level in Hard-ware Description Languages (HDL). Lower abstraction levels add complexity and delays in the design cycle as well as in the fault injection approach. Therefore, fault simulation/emulation techniques are demanded to develop an approach for testing of design and to evaluate dependability analysis of FPGA designs at this abstraction level. Broadly, the fault injection techniques for FPGA-based designs at the HDL code level are categorised into emulation and simulation-based techniques. This work is an extension of our previous methodologies developed for FPGA designs written at data-flow and gate abstraction levels under the proposed RASP-FIT tool. These methodologies include fault injection by code parsing of the SUT, test approach for finding the test vectors using dynamic and static compaction techniques, fault coverage, and compaction ratio directly at the code level of the design. In this paper, we described the proposed approaches briefly, and the enhancement of a Verilog code modifier for the behavioural designs is presented in detail.

Authors and Affiliations

Abdul Rafay Khatri, Ali Hayek, Josef Börcsök

Keywords

Related Articles

Combating the Looping Behavior: A Result of Routing Layer Attack

Routing layer is one of the most important layers of the network stack. In wireless ad hoc networks, it becomes more significant because nodes act as relay nodes or routers in the network. This characteristic puts them a...

Investigate the Performance of Document Clustering Approach Based on Association Rules Mining

The challenges of the standard clustering methods and the weaknesses of Apriori algorithm in frequent termset clustering formulate the goal of our research. Based on Association Rules Mining, an efficient approach for We...

Adoption of e-Government in Pakistan: Supply Perspective

Electronic Government, also known as e-Government, is a convenient way for citizens to access e- services and to conduct business with the government using the Internet. It saves citizens and the government both time and...

Free Open Source Software: FOSS Based GIS for Spatial Retrievals of Appropriate Locations for Ocean Energy Utilizing Electric Power Generation Plants

Free Open Source Software: FOSS based Geographic Information System: GIS for spatial retrievals of appropriate locations for ocean wind and tidal motion utilizing electric power generation plants is proposed. Using scatt...

An Automatic Segmentation Algorithm for Solar Filaments in H-Alpha Images using a Context-based Sliding Window

There are many features which appear on the surface of the sun. One of these features that appear clearly are the dark threads in the Hydrogen alpha (Hα) spectrum solar images. These ‘filaments’ are found to have a defin...

Download PDF file
  • EP ID EP550256
  • DOI 10.14569/IJACSA.2019.0100407
  • Views 102
  • Downloads 0

How To Cite

Abdul Rafay Khatri, Ali Hayek, Josef Börcsök (2019). Fault Injection and Test Approach for Behavioural Verilog Designs using the Proposed RASP-FIT Tool. International Journal of Advanced Computer Science & Applications, 10(4), 57-63. https://europub.co.uk/articles/-A-550256