FBMC Modulation Scheme Implemented and Simulated in Verilog HDL for 5G Communications

Abstract

Filter-Bank Multi-carrier (FBMC) is considered by recent research and projects as a key enabler for future 5g air interface. It helps to eliminate the defect of mobility synchronization and reduce the wastage of resource spectrum bandwidth of currently standardised Orthogonal Frequency Division Multiplexing (OFDM) in 4G communication. Therefore to test the FBMC scheme the availability of an efficient hardware becomes a high interest. Due to software based development facility of hardware unit, the rapid design and testing scenario have originated and applied in rapid scale. So in this paper software based environment Verilog (HDL) Hardware Description Language is used to implement and a virtual simulation is performed to verify the FBMC scheme. The implemented structure can be upgraded to increase the complexity of the hardware structure due to which less hardware resource can be used to design prototype hardware for FBMC scheme.

Authors and Affiliations

Sudeep Kumar Dhurua, T. Venkata Ramana, I. Sreenivasa Rao

Keywords

Related Articles

Define Rules for New Rapid Business Process Model

Since last decade, business process model are widely used all over the world to satisfy business needs. Interest to develop this paper is that any organisation or industry wants to achieve their business goal very quick...

A Study of Variance Issues of Software Maintenance

Computer software maintenance has become the ultimate burdensome, expensive and labor-intensive activity in the application establishment life cycle. Therefore for efficiently assisting product repairing, it’s vital to...

Audio Encryption with AES and Blowfish

With the rapid growth of information and communication industry, data transfer, communication of information, storing of data in cloud, sharing of valuable information across networks, raised the need of security of dat...

An Improvement of Replication

Multi-processors must work,In this position paper, we disconfirm the understanding of the lookaside buffer. We disconfirm not only that 802.11 mesh networks and the memory bus are always incompatible, but that the same...

Optimization And Comparison Of Economic Load Dispatch Problem With The Proposed Traditional Technique

The Economic Dispatch (ED) problem is widely used and constitutes a very important optimization task that must be undertaken on a daily basis in the operation of power systems. Economic dispatch is the short-term determ...

Download PDF file
  • EP ID EP24312
  • DOI -
  • Views 295
  • Downloads 9

How To Cite

Sudeep Kumar Dhurua, T. Venkata Ramana, I. Sreenivasa Rao (2017). FBMC Modulation Scheme Implemented and Simulated in Verilog HDL for 5G Communications. International Journal for Research in Applied Science and Engineering Technology (IJRASET), 5(5), -. https://europub.co.uk/articles/-A-24312